INTEGRATED CIRCUITS

DATA SHEET

TDA8790 8-bit, 40 Msps 2.7 to 5.5 V universal analog-to-digital converter

Product specification Supersedes data of 1995 May 08 File under Integrated Circuits, IC02 1996 Feb 21





8-bit, 40 Msps 2.7 to 5.5 V universal analog-to-digital converter

TDA8790

FEATURES

- · 8-bit resolution
- Operation between 2.7 and 5.5 V
- Sampling rate up to 40 MHz
- · DC sampling allowed
- High signal-to-noise ratio over a large analog input frequency range (7.3 effective bits at 4.43 MHz full-scale input at f_{clk} = 40 MHz)
- CMOS/TTL compatible digital inputs and outputs
- External reference voltage regulator
- Power dissipation only 30 mW (typical)
- Low analog input capacitance, no buffer amplifier required
- Sleep mode (4 mW)
- No sample-and-hold circuit required.

APPLICATIONS

High-speed analog-to-digital conversion for:

- · Video data digitizing
- Camera
- Camcorder
- · Radio communication.

GENERAL DESCRIPTION

The TDA8790 is an 8-bit universal analog-to-digital converter (ADC) for video and general purpose applications. It converts the analog input signal from 2.7 to 5.5 V into 8-bit binary-coded digital words at a maximum sampling rate of 40 MHz. All digital inputs and outputs are CMOS/TTL compatible. A sleep mode allows reduction of the device power consumption down to 4 mW.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{DDA}	analog supply voltage		2.7	3.3	5.5	V
V_{DDD}	digital supply voltage		2.7	3.3	5.5	V
V_{DDO}	output stages supply voltage		2.5	3.3	5.5	V
ΔV_{DD}	supply voltage difference					
	$V_{DDA} - V_{DDD}$		-0.2	_	+0.2	V
	$V_{DDD} - V_{DDO}$		-0.2	_	+2.25	V
I _{DDA}	analog supply current		_	4	6	mA
I _{DDD}	digital supply current		_	5	8	mA
I _{DDO}	output stages supply current	f _{clk} = 40 MHz; C _L = 20 pF; ramp input	_	1	2	mA
INL	integral non-linearity	f _{clk} = 40 MHz; ramp input	_	±0.5	±0.75	LSB
DNL	differential non-linearity	f _{clk} = 40 MHz; ramp input	_	±0.25	±0.5	LSB
f _{clk(max)}	maximum clock frequency		40	_	_	MHz
P _{tot}	total power dissipation	$V_{DDA} = V_{DDD} = V_{DDO} = 3.3 \text{ V}$	_	30	53	mW


ORDERING INFORMATION

TYPE		PACKAGE						
NUMBER	NAME	DESCRIPTION	VERSION					
TDA8790M	SSOP20	plastic shrink small outline package; 20 leads; body width 4.4 mm	SOT266-1					

8-bit, 40 Msps 2.7 to 5.5 V universal analog-to-digital converter

TDA8790

BLOCK DIAGRAM




8-bit, 40 Msps 2.7 to 5.5 V universal analog-to-digital converter

TDA8790

PINNING

SYMBOL	PIN	DESCRIPTION				
CLK	1	clock input				
SLEEP	2	sleep mode input				
V_{DDD}	3	digital supply voltage (2.7 to 5.5 V)				
V_{SSD}	4	digital ground				
V_{DDA}	5	analog supply voltage (2.7 to 5.5 V)				
V_{SSA}	6	analog ground				
V_{RB}	7	reference voltage BOTTOM input				
V_{RM}	8	reference voltage MIDDLE				
VI	9	analog input voltage				
V_{RT}	10	reference voltage TOP input				
V_{SSO}	11	digital output ground				
D0	12	data output; bit 0 (LSB)				
D1	13	data output; bit 1				
D2	14	data output; bit 2				
D3	15	data output; bit 3				
D4	16	data output; bit 4				
D5	17	data output; bit 5				
D6	18	data output; bit 6				
D7	19	data output; bit 7 (MSB)				
V_{DDO}	20	positive supply voltage for output stage (2.7 to 5.5 V)				



8-bit, 40 Msps 2.7 to 5.5 V universal analog-to-digital converter

TDA8790

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DDA}	analog supply voltage	note 1	-0.3	+7.0	V
V_{DDD}	digital supply voltage	note 1	-0.3	+7.0	V
V_{DDO}	output stages supply voltage	note 1	-0.3	+7.0	V
ΔV_{DD}	supply voltage difference				
	$V_{DDA} - V_{DDD}$		-1.0	+4.0	V
	$V_{DDA} - V_{DDO}$		-1.0	+4.0	V
	$V_{DDD} - V_{DDO}$		-1.0	+4.0	V
V _I	input voltage	referenced to V _{SSA}	-0.3	+7.0	V
V _{clk(p-p)}	AC input voltage for switching (peak-to-peak value)	referenced to V _{SSD}	_	V _{DDD}	V
Io	output current		_	10	mA
T _{stg}	storage temperature		-55	+150	°C
T _{amb}	operating ambient temperature		-20	+75	°C
Tj	junction temperature		_	+150	°C

Note

HANDLING

Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling integrated circuits.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R _{th j-a}	thermal resistance from junction to ambient in free air	120	K/W

^{1.} The supply voltages V_{DDA} , V_{DDD} and V_{DDO} may have any value between -0.3 V and +7.0 V provided that the supply voltage ΔV_{DD} remains as indicated.

8-bit, 40 Msps 2.7 to 5.5 V universal analog-to-digital converter

TDA8790

CHARACTERISTICS

 $V_{DDA} = V_5 \text{ to } V_6 = 3.3 \text{ V; } V_{DDD} = V_3 \text{ to } V_4 = 3.3 \text{ V; } V_{DDO} = V_{20} \text{ to } V_{11} = 3.3 \text{ V; } V_{SSA}, V_{SSD} \text{ and } V_{SSO} \text{ shorted together; } V_{i(p-p)} = 1.84 \text{ V; } C_L = 20 \text{ pF; } T_{amb} = 0 \text{ to } +70 \text{ °C; typical values measured at } T_{amb} = 25 \text{ °C; unless otherwise specified.}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply				•		•
V_{DDA}	analog supply voltage		2.7	3.3	5.5	V
V_{DDD}	digital supply voltage		2.7	3.3	5.5	V
V_{DDO}	output stages supply voltage		2.5	3.3	5.5	V
ΔV_{DD}	supply voltage difference					
	$V_{DDA} - V_{DDD}$		-0.2	_	+0.2	V
	$V_{DDD} - V_{DDO}$		-0.2	_	+2.25	V
I _{DDA}	analog supply current		_	4	6	mA
I _{DDD}	digital supply current		_	5	8	mA
I _{DDO}	output stages supply current	f_{clk} = 40 MHz; ramp input; C_L = 20 pF	_	1	2	mA
Inputs		,		•		
CLOCK INPL	JT CLK (REFERENCED TO V _{SSD}); see no	ote 1				
V _{IL}	LOW level input voltage		0	_	0.3V _{DDD}	V
V _{IH}	HIGH level input voltage		0.7V _{DDD}	_	V _{DDD}	V
		V _{DDD} ≤ 3.6 V	0.6V _{DDD}	_	V _{DDD}	V
I _{IL}	LOW level input current	$V_{clk} = 0.3V_{DDD}$	-1	0	+1	μΑ
I _{IH}	HIGH level input current	$V_{clk} = 0.7V_{DDD}$	_	_	5	μΑ
Z _I	input impedance	f _{clk} = 40 MHz	_	4	_	kΩ
Cı	input capacitance	f _{clk} = 40 MHz	_	3	_	pF
INPUT SLEE	P (REFERENCED TO V _{SSD}); see Table 2			'		•
V _{IL}	LOW level input voltage		0	_	0.3V _{DDD}	V
V _{IH}	HIGH level input voltage		0.7V _{DDD}	_	V _{DDD}	V
		V _{DDD} ≤ 3.6 V	0.6V _{DDD}	_	V _{DDD}	V
I _{IL}	LOW level input current	$V_{IL} = 0.3V_{DDD}$	-1	_	_	μΑ
I _{IH}	HIGH level input current	$V_{IH} = 0.7V_{DDD}$	_	_	+1	μΑ
V _I (ANALOG	INPUT VOLTAGE REFERENCED TO V _{SSA})		,		,	
I _{IL}	LOW level input current	$V_I = V_{RB}$	_	0	_	μΑ
I _{IH}	HIGH level input current	$V_I = V_{RT}$	_	9	_	μΑ
Z _I	input impedance	f _i = 1 MHz	_	20	_	kΩ
Cı	input capacitance	f _i = 1 MHz	_	2	_	pF
Reference	voltages for the resistor ladder; se	e Table 1				
V_{RB}	reference voltage BOTTOM		1.1	1.2		V
V _{RT}	reference voltage TOP	$V_{TOP} \le V_{DDA}$	2.7	3.3	V_{DDA}	V
V_{diff}	differential reference voltage V _{RT} – V _{RB}		1.5	2.1	2.7	V
I _{ref}	reference current		_	0.95	_	mA
	1	1				

8-bit, 40 Msps 2.7 to 5.5 V universal analog-to-digital converter

TDA8790

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
R _{LAD}	resistor ladder		_	2.2	_	kΩ
TC _{RLAD}	temperature coefficient of the		_	1860	_	ppm
	resistor ladder		_	4092	_	mΩ/K
V_{osB}	offset voltage BOTTOM	note 2	_	170	_	mV
V _{osT}	offset voltage TOP	note 2	_	170	_	mV
$V_{i(p-p)}$	analog input voltage (peak-to-peak value)	note 3	1.4	1.76	2.4	V
Outputs			•		•	•
DIGITAL OU	TPUTS D7 TO D0 (REFERENCED TO V _{SS}	D)				
V _{OL}	LOW level output voltage	I _O = 1 mA	0	_	0.5	V
V _{OH}	HIGH level output voltage	$I_0 = -1 \text{ mA}$	V _{DDO} - 0.5	_	V _{DDO}	V
l _{OZ}	output current in 3-state mode	0.4 V < V _O < V _{DDO}	-20	_	+20	μΑ
	characteristics		1	-		1,
	UT CLK; see Fig.4; note 1					
f _{clk(max)}	maximum clock frequency		40	_	_	MHz
t _{CPH}	clock pulse width HIGH		9	_		ns
t _{CPL}	clock pulse width LOW		9	_	_	ns
	gnal processing			1		1
LINEARITY	gilai processing					
	Laterand and Property	f 40 MHz = 22 22 22 22 24		1.0.5	10.75	LOD
INL	integral non-linearity	f _{clk} = 40 MHz; ramp input; see Fig.6	_	±0.5	±0.75	LSB
DNL	differential non-linearity	f _{clk} = 40 MHz; ramp input; see Fig.7	_	±0.25	±0.5	LSB
BANDWIDTH	$+ (f_{clk} = 40 \text{ MHz})$					
В	analog bandwidth	full-scale sine wave; note 4	_	10	_	MHz
		75% full-scale sine wave; note 4	_	13	_	MHz
		50% full-scale sine wave; note 4	-	20	_	MHz
		small signal at mid scale; $V_i = \pm 10$ LSB at code 128; note 4	_	350	_	MHz
INPUT SET	RESPONSE (f _{clk} = 40 MHz; see Fig.8; no	ote 5)			·	
t _{STLH}	analog input settling time LOW-to-HIGH	full-scale square wave	_	3	5	ns
t _{STHL}	analog input settling time HIGH-to-LOW	full-scale square wave	_	3	5	ns
HARMONIC	s; (f _{clk} = 40 MHz; see Fig.9; note 6)	1	1	1		1
THD	total harmonic distortion	f _i = 4.43 MHz	_	-50	_	dB
		1 .	1			

8-bit, 40 Msps 2.7 to 5.5 V universal analog-to-digital converter

TDA8790

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
SIGNAL-TO	NOISE RATIO; see Fig.9; note 6		-			•
S/N	signal-to-noise ratio (full scale)	without harmonics; $f_{clk} = 40 \text{ MHz}$; $f_i = 4.43 \text{ MHz}$	_	47	_	dB
EFFECTIVE	BITS; see Fig.9; note 6					
ЕВ	effective bits	$f_{clk} = 40 \text{ MHz}$ $f_i = 300 \text{ kHz}$	-	7.8	_	bits
Dissession		f _i = 4.43 MHz		7.3		bits
G _{diff}	IAL GAIN; see note 7 differential gain	f _{clk} = 40 MHz; PAL modulated ramp	_	1.5	_	%
DIFFERENT	IAL PHASE; see note 7		<u> </u>		<u>'</u>	
Ψdiff	differential phase	f _{clk} = 40 MHz; PAL modulated ramp	-	0.25	_	deg
Timing (f _c	_{lk} = 40 MHz; C_L = 20 pF); see Fig.4;	note 8	<u> </u>		-	
t _{ds}	sampling delay time		_	_	5	ns
t _h	output hold time		5	_	_	ns
t _d	output delay time	V _{DDO} = 4.75 V	8	12	15	ns
		$V_{DDO} = 3.15 \text{ V}$	8	17	20	ns
		$V_{DDO} = 2.7 V$	8	18	21	ns
3-state sle	eep mode delay times; see Fig.5					
t _{dZH}	enable HIGH		_	14	18	ns
t _{dZL}	enable LOW		-	16	20	ns
t _{dHZ}	disable HIGH		_	16	20	ns
t_{dLZ}	disable LOW		_	14	18	ns

Notes

- 1. In addition to a good layout of the digital and analog ground, it is recommended that the rise and fall times of the clock must not be less than 1 ns.
- 2. Analog input voltages producing code 0 up to and including 256:
 - a) V_{osB} (voltage offset BOTTOM) is the difference between the analog input which produces data equal to 00 and the reference voltage BOTTOM (V_{RB}) at T_{amb} = 25 °C.
 - b) V_{osT} (voltage offset TOP) is the difference between V_{RT} (reference voltage TOP) and the analog input which produces data outputs equal to 256 at T_{amb} = 25 °C.

8-bit, 40 Msps 2.7 to 5.5 V universal analog-to-digital converter

TDA8790


- In order to ensure the optimum linearity performance of such converter architecture the lower and upper extremities
 of the converter reference resistor ladder (corresponding to output codes 0 and 255 respectively) are connected to
 pins V_{RB} and V_{RT} via offset resistors R_{OB} and R_{OT} as shown in Fig.3.
 - a) The current flowing into the resistor ladder is $I_L = \frac{V_{RT} V_{RB}}{R_{OB} + R_L + R_{OT}}$ and the full-scale input range at the converter,

to cover code 0 to code 255, is
$$V_i = R_L \times I_L = \frac{R_L}{R_{OB} + R_L + R_{OT}} \times (V_{RT} - V_{RB}) = 0.838 \times (V_{RT} - V_{RB})$$

- b) Since R_L, R_{OB} and R_{OT} have similar behaviour with respect to process and temperature variation, the ratio
 - $\frac{R_L}{R_{OB} + R_L + R_{OT}}$ will be kept reasonably constant from part to part. Consequently variation of the output codes

at a given input voltage depends mainly on the difference $V_{RT} - V_{RB}$ and its variation with temperature and supply voltage. When several ADCs are connected in parallel and fed with the same reference source, the matching between each of them is then optimized.

- 4. The analog bandwidth is defined as the maximum input sine wave frequency which can be applied to the device. No glitches greater than 2 LSBs, nor any significant attenuation is observed in the reconstructed signal.
- 5. The analog input settling time is the minimum time required for the input signal to be stabilized after a sharp full-scale input (square-wave signal) in order to sample the signal and obtain correct output data.
- Effective bits are obtained via a Fast Fourier Transform (FFT) treatment taking 8 K acquisition points per equivalent fundamental period. The calculation takes into account all harmonics and noise up to half of the clock frequency (NYQUIST frequency). Conversion to signal-to-noise ratio: S/N = EB × 6.02 + 1.76 dB.
- 7. Measurement carried out using video analyser VM700A, where video analog signal is reconstructed through a DAC.
- 8. Output data acquisition: the output data is available after the maximum delay time of t_d.



8-bit, 40 Msps 2.7 to 5.5 V universal analog-to-digital converter


TDA8790

Table 1 Output coding and input voltage (typical values; referenced to V_{SSA})

eten.	V _{I(p-p)}	BINARY OUTPUT BITS							
STEP	(Ÿ) ´	D7	D6	D5	D4	D3	D2	D1	D0
Underflow	<1.37	0	0	0	0	0	0	0	0
0	1.37	0	0	0	0	0	0	0	0
1		0	0	0	0	0	0	0	1
		•				•	•		•
254		1	1	1	1	1	1	1	0
255	3.13	1	1	1	1	1	1	1	1
Overflow	>3.13	1	1	1	1	1	1	1	1


Table 2 Sleep mode selection

SLEEP	D7 TO D0	I _{DDA} + I _{DDD} (typ.)
1	high impedance	1.2 mA
0	active	9 mA




8-bit, 40 Msps 2.7 to 5.5 V universal analog-to-digital converter


TDA8790



8-bit, 40 Msps 2.7 to 5.5 V universal analog-to-digital converter


TDA8790






8-bit, 40 Msps 2.7 to 5.5 V universal analog-to-digital converter

TDA8790








8-bit, 40 Msps 2.7 to 5.5 V universal analog-to-digital converter


TDA8790

INTERNAL PIN CONFIGURATIONS











8-bit, 40 Msps 2.7 to 5.5 V universal analog-to-digital converter

TDA8790



APPLICATION INFORMATION



The analog and digital supplies should be separated and decoupled.

The external voltage generator must be built such that a good supply voltage ripple rejection is achieved with respect to the LSB value. Eventually, the reference ladder voltages can be derived from a well regulated $V_{\rm DDA}$ supply through a resistor bridge and a decoupled capacitor.

(1) V_{RB} , V_{RM} and V_{RT} are decoupled to V_{SSA} .

Fig.15 Application diagram.


8-bit, 40 Msps 2.7 to 5.5 V universal analog-to-digital converter

TDA8790

PACKAGE OUTLINE

SSOP20: plastic shrink small outline package; 20 leads; body width 4.4 mm

SOT266-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	А3	bp	С	D ⁽¹⁾	E ⁽¹⁾	e	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	1.5	0.15 0	1.4 1.2	0.25	0.32 0.20	0.20 0.13	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.45	0.65 0.45	0.2	0.13	0.1	0.48 0.18	10° 0°

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.

OUTLINE	REFERENCES					EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ			PROJECTION	ISSUE DATE	
SOT266-1							-90-04-05 95-02-25	

1996 Feb 21 16

8-bit, 40 Msps 2.7 to 5.5 V universal analog-to-digital converter

TDA8790

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these cases reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

Reflow soldering SSOP

Reflow soldering techniques are suitable for all SSOP packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

Wave soldering SSOP

Wave soldering is **not** recommended for SSOP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

If wave soldering cannot be avoided, the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow and must incorporate solder thieves at the downstream end.

Even with these conditions, only consider wave soldering SSOP packages that have a body width of 4.4 mm, that is SSOP16 (SOT369-1) or SSOP20 (SOT266-1).

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Repairing soldered joints

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds at between 270 and 320 °C.

8-bit, 40 Msps 2.7 to 5.5 V universal analog-to-digital converter

TDA8790

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification	

Application information

Where application information is given, it is advisory and does not form part of the specification.

is not implied. Exposure to limiting values for extended periods may affect device reliability.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.