INTEGRATED CIRCUITS



Preliminary specification File under Integrated Circuits, IC02 1996 Jun 28



TDA9177

YUV transient improvement processor

FEATURES

- Can be used in 1f_H and 2f_H applications
- Luminance step improvement
- Line width control
- Smart peaking for detail enhancement
- Embedded feature reduction facility for smart noise control
- Compensating chrominance delay
- YUV interface
- Two additional pins for access to 6-bit ADC and I²C-bus
- Versatile I²C-bus and pin control for user adjustments.

GENERAL DESCRIPTION

The TDA9177 is an I²C-bus controlled sharpness improvement IC with additional inputs for 6-bit analog-to-digital conversion to facilitate additional parameter measurement (e.g. ambient light control). It should preferably be used in front of an RGB video signal processor with YUV interface.



In combination with the TDA9170A, it builds a high performance and intelligent picture improvement solution.

The sharpness processor provides 1D luminance step improvement and detail enhancement by smart peaking, suitable for both $1f_H$ and $2f_H$ applications. The TDA9177 can be used as a cost effective alternative to (but also in combination with) Scan Velocity Modulation (SVM).

An on-board 6-bit Analog-to-Digital Converter (ADC) can be used for interfacing two analog, low frequency voltage signals to the l^2 C-bus.

The supply voltage is 8 V. The TDA9177 is mounted in a 24-pin SDIP envelope.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{CC}	supply voltage		7.2	8.0	8.8	V
V _{i(Y)}	luminance input voltage	AMS = LOW	-	0.315	0.42	V
		AMS = HIGH	-	1.0	1.33	V
V _{i(UV)}	UV input voltage		-	-	1.9	V
V _{FS(ADC)}	full scale ADC input voltage		_	0.5V _{ref}	—	V
V _{ref}	reference voltage		3.90	4.00	4.10	V

ORDERING INFORMATION

ТҮРЕ		PACKAGE				
NUMBER	NAME	DESCRIPTION	VERSION			
TDA9177	SDIP24	plastic shrink dual in-line package; 24 leads (400 mil)	SOT234-1			

TDA9177

BLOCK DIAGRAM



U

TDA9177

MBH228

Pin configuration.

24 R_{ext}
 23 V_{ref}
 22 STEEP
 21 V_{CC}
 20 YOUT
 19 GND

 18
 UOUT

 17
 FHS

 16
 VOUT

 15
 SNC

 14
 AMS

 13
 SDA

YUV transient improvement processor

TDA9177

PINNING

SYMBOL	PIN	DESCRIPTION	
	1	sandcastle input	
COP	2		
	2		-
	3	Line width control input	
	4		
YIN	5	luminance input	SANDCASTLE 1
ADR	6	I ² C-bus address input	COR 2
UIN	7	colour U input	ADEXT1 3
CFS	8	contour filter select input	
VIN	9	colour V input	
ADEXT2	10	ADC input 2	YIN 5
PEAK	11	peaking amplitude input	ADR 6
SCL	12	serial clock input (I ² C-bus)	UIN 7
SDA	13	serial data input/output (I²C-bus)	
AMS	14	amplitude select input	
SNC	15	smart noise control input	ADEXT2 10
VOUT	16	colour V output	PEAK 11
FHS	17	line frequency select input	SCL 12
UOUT	18	colour U output	
GND	19	system ground	
YOUT	20	luminance output	
V _{CC}	21	supply voltage	
STEEP	22	steepness control input	
V _{ref}	23	reference voltage output	Fia.2
R _{ext}	24	resistor reference	

TDA9177

FUNCTIONAL DESCRIPTION

Y-input selection and amplification

The dynamic range of the luminance input amplifier and output amplifier can be switched between 0.315 V and 1.0 V typically (excluding sync), either externally (pin AMS) or by I²C-bus (bit AMS of the control register). Amplitudes outside the corresponding maximum specified range will be clipped smoothly. The sync part is processed transparently to the output, independently of the feature settings. The input is clamped during the HIGH period of the CLP, defined by the sandcastle reference, and should be DC-decoupled with an external capacitor. During the clamp pulse, an artificial black level is inserted in the input signal to correctly preset the internal circuitry.

The input amplifier drives a delay line of four delay sections, which form the core of the sharpness improvement processor.

Sharpness improvement processor

The sharpness improvement processor increases the slope of large luminance transients of vertical objects and enhances transients of details in natural scenes by contour correction. It comprises three main processing units, these being the step improvement processor, the contour processor and the smart sharpness controller.

STEP IMPROVEMENT PROCESSOR

The step improvement processor (see Fig.9) comprises two main functions:

- 1. the MINMAX generator
- 2. the MINMAX fader.

The MINMAX generator utilizes 5 taps of an embedded luminance delay line to calculate the minimum and maximum envelope of all signals momentarily stored in the delay line. The MINMAX fader chooses between the minimum and maximum envelopes, depending on the polarity of a decision signal derived from the contour processor. Figures 4, 5 and 6 show some waveforms of the step improvement processor and illustrate that fast transients result with this algorithm. The MINMAX generator also outputs a signal that represents the momentary envelope of the luminance input signal. This envelope information is used by the smart sharpness controller.

Limited line width control (also called aperture control) can be performed externally (pin 4, LWC) or by I²C-bus (LW-DAC). Line width control can be used to compensate for horizontal geometry because of the gamma or blooming of the spot of the CRT.

THE CONTOUR PROCESSOR

The contour processor comprises two contour generators with different frequency characteristics. The contour generator generates a second-order derivative of the incoming luminance signal and is used both as a decision signal for the step improvement processor and as a luminance correction signal for the smart sharpness controller. In the smart sharpness controller, this correction signal is added to the proper delayed original luminance input signal, making up the peaking signal for detail enhancement. The peaking path is allowed to select either the narrow- or wide-peaked contour generators either externally (pin 8, CFS) or by I²C-bus (bit CFS in the control register). The step improvement circuitry always selects the wide-peaked contour filter.

The contour generators utilize 3 taps (narrow band) or 5 taps (broad band) of the embedded luminance delay lines. Figures 11 and 12 illustrate the normalized frequency transfer of both the narrow and wide contour filters.

SMART SHARPNESS CONTROLLER

The smart sharpness controller (see Fig.10) is a fader circuit that fades between peaked luminance and step-improved luminance, defined by the output of a step discriminating device known as the step detector. It also contains a variable coring level stage.

The step detector behaves like a band-pass filter, so both amplitude of the step and its slope add to the detection criterion. The smart sharpness controller has four user controls:

- 1. Steepness control
- 2. Peaking control
- 3. Coring level control
- 4. Smart Noise control.

Control settings can be performed either by the l^2 C-bus or externally by pin, depending on the status of the l^2 C-bus bit STB.

The steepness setting controls the amount of steepness in the edge-correction processing path. The peaking setting controls the amount of contour correction for proper detail enhancement.

The envelope signal generated by the step improvement processor modulates the peaking setting in order to reduce the amount of peaking for large sine excursions.

TDA9177

The coring setting controls the coring level in the peaking path for rejection of high-frequency noise. All three settings facilitate reduction of the impact of the sharpness features, e.g. for noisy luminance signals.

An external noise detector and a user-preferred noise algorithm are needed to make a fully automatic I²C-bus controlled smart sharpness control.

An on-board, hard-wired smart sharpness algorithm can be executed by driving pin SNC with the output of an external noise detector. This pin, however, is active both in I²C-bus and pin mode. Figures 13 and 14 illustrate the impact of the noise control voltage at pin SNC on the user settings.

Figure 15 shows the relationship between the feature settings STEEP, COR, PEAK, LWC and their corresponding pin voltages.

Chrominance compensation

The chrominance delay lines compensate for the delay of the luminance signal in the step improvement processor, to ensure a correct colour fit. No delay compensation will be performed in the chrominance path for line-width corrections in the luminance path.

Successive approximation ADC

Pins ADEXT1 and ADEXT2 are connected to a 6-bit successive approximation ADC, via a multiplexer. The multiplexer toggles between the inputs with each field.

For each field flyback, a conversion is started for either of the two inputs and the result is stored in the corresponding bus register, ADEXT1 or ADEXT2.

In this way, any analog, slowly varying signal can be given access to the l²C-bus. If a register access conflict occurs, the data of that register is made invalid by setting the flag bit DV (Data Valid) to zero.

l²C-bus

At power up, the bit STB (standby) in the control register is reset, to leave control to the pins. However, the I²C-bus is at standby and responds if properly addressed. By setting STB to logic 1, the control of all features is instead left to the I²C-bus registers. The PDD bit (Power Down Detected) in the status register is set each time an interruption of the supply power occurs and is reset only by reading the status register. A 3-bit identification code can also be read from the status register, which can be used to automatically configure the application by software.

The input control registers can be written sequentially by the l²C-bus by the embedded automatic subaddress increment feature or by addressing it directly. The output control functions cannot be addressed separately. Reading out the output control functions always starts at subaddress 00 and all subsequent words are read out by the automatic subaddress increment procedure. The l²C address is 40H if pin 6 (ADR) is connected to ground and E0H if pin 6 (ADR) is connected to pin 23 (V_{ref}).

I²C-bus specification

Slave address

A6	A5	A4	A3	A2	A1	A0	R/W
ADR	1	ADR	0	0	0	0	Х

Auto-increment mode available for subaddresses.

TDA9177

Control functions

FUNCTIONS	TVDE		DATA BYTE							
FUNCTIONS	ITE	30BADDRE33	D7 D6 D5		D5	D4	D3	D2	D1	D0
Inputs			•			•	•	•	•	•
Control	REG	00	Х	Х	Х	Х	CFS	FHS	AMS	STB
Peaking	DAC	01	Х	Х	PK5	PK4	PK3	PK2	PK1	PK0
Steepness	DAC	02	Х	Х	SP5	SP4	SP3	SP2	SP1	SP0
Coring	DAC	03	Х	Х	CR5	CR4	CR3	CR2	CR1	CR0
Line width	DAC	04	Х	Х	LW5	LW4	LW3	LW2	LW1	LW0
Outputs										
Status	REG	00	0	0	0	0	ID2	ID1	ID0	PDD
ADEXT1 (output)	REG	01	0	DV	AD5	AD4	AD3	AD2	AD1	AD0
ADEXT2 (output)	REG	02	0	DV	AD5	AD4	AD3	AD2	AD1	AD0

INPUT SIGNALS

Table 1 Address selection

ADR	FUNCTION
0	I ² C address is 40H
1	I ² C address is E0H

Table 2 Standby

STB	FUNCTION
0	pin mode
1	I ² C-bus mode

Table 3 Amplitude selection

AMS	FUNCTION
0	0.315 V luminance
1	1.0 V luminance

Table 4 Line frequency selection

FHS	FUNCTION
0	1f _H
1	2f _H

Table 5 Contour filter selection

CFS	FUNCTION
0	narrow contour filter
1	wide contour filter

Table 6Peaking amplitude

PK5 to PK0	FUNCTION
000000	0%
111111	100%

Table 7 Steepness correction

SP5 to SP0	FUNCTION
000000	0%
111111	100%

Table 8 Coring level

CR5 to CR0	FUNCTION
000000	0%
111111	100%

Table 9 Line width correction

LW5 to LW0	FUNCTION
000000	0%
111111	100%

OUTPUT SIGNALS

Table 10 Power Down Detection (PDD)

PDD	FUNCTION
0	no power down detected since last read action
1	power down detected

Table 11 Identification

(version number or derivative type)

ID2 to ID0	FUNCTION
000	TDA9177/N1

Table 12 Data valid of ADC registers

DV	FUNCTION
0	data not valid because of possible register access collision
1	data valid

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CC}	supply voltage		-0.5	+8.8	V
Vi	input voltage on any input		-0.5	V _{CC} + 0.5	V
Vo	output voltage of any output		-0.5	V _{CC} + 0.5	V
T _{stg}	storage temperature		-55	+150	°C
T _{amb}	operating ambient temperature		-10	+70	°C

QUALITY SPECIFICATION

Quality level in accordance with *"SNW-FQ-611 part E"*. The numbers of the quality specification can be found in the *"Quality reference Handbook"*. The handbook can be ordered using the code 9397 750 00192.

All pins are protected against ESD by means of internal clamping diodes. The protection circuit meets the specification:

Human body model (100 pF,1500 $\Omega):$ All pins >3000 V.

Machine model (200 pF, 0 $\Omega):$ All pins >300 V.

Latch-up:

At an ambient temperature of 70 °C, all pins meet the specification:

 $I_{trigger}$ > 100 mA or V_{pin} > 1.5 $V_{CC(max)}$

 $I_{trigger} < -100$ mA or $V_{pin} < -0.5V_{CC(max)}$

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER		UNIT
R _{th j-a}	thermal resistance from junction to ambient in free air	<59	K/W

Table 13 Bits AD5 to AD0

AD5 to AD0	FUNCTION
000000B	0 V
111111B	0.5V _{ref}

TDA9177

CHARACTERISTICS

 V_{CC} = 8 V; R_{ref} = 10 k Ω ±2%; T_{amb} = 25 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT			
Supplies									
MAIN SUPPLY VC	MAIN SUPPLY V _{CC} (PIN 21)								
V _{CC}	supply voltage		7.2	8.0	8.8	V			
I _{CC}	supply current	1f _H mode	-	40	-	mA			
		2f _H mode	-	45	-	mA			
REFERENCE SUP	PLY V _{ref} (PIN 23)								
V _{ref}	reference supply voltage		3.90	4.00	4.10	V			
I _{L(max)}	maximum load current		1.0	-	-	mA			
RESISTOR REFER	RENCE R _{ext} (PIN 24)								
V _{Rref}	resistor supply voltage		-	2	-	V			
R _{ref}	resistor value		-	10	-	kΩ			
Luminance inp	ut/output selection								
LUMINANCE INPU	т YIN (рім 5)								
V _{i(Y)}	luminance input voltage	AMS = LOW	-	0.315	0.42	V			
		AMS = HIGH	-	1.0	1.33	V			
V _{i(Yclamp)}	luminance input voltage level during clamping		-	4.0	-	V			
I _{ib(Y)}	luminance input bias current	no clamp	-	-	0.1	μA			
LUMINANCE INPU	LUMINANCE INPUT VOLTAGE RANGE SELECTION AMS (PIN 14); note 1								
V _{AMSL}	input voltage for low luminance range		-	_	0.5	V			
V _{AMSH}	input voltage for high luminance range		3.5	-	5.5	V			

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT		
LUMINANCE OUTPUT YOUT (PIN 20)								
V _{o(Y) (p-p)}	luminance output voltage,	AMS = LOW	_	0.315	-	V		
- () (- 1)	peak-to-peak	AMS = HIGH	-	1.0	_	V		
V _{o(Yclamp)}	luminance output voltage during	AMS = LOW	-	2.35	-	V		
	clamping	AMS = HIGH	-	2	-	V		
S/N(Y)	luminance output signal-to-noise ratio		52	_	-	dB		
B _Y	luminance bandwidth	1f _H mode (–1 dB); transparent	5	_	-	MHz		
		2f _H mode (-1 dB); transparent	10	-	-	MHz		
E _{bl}	black level error	transparent	_	0	1.0	%		
E _{G(n)}	nominal gain error	transparent	_	0	5	%		
R _{out}	output resistance		_	-	150	Ω		
I _{ob}	output bias current		1.3	-	-	mA		
Step improvem	ent							
GENERAL								
t _{r(min)}	minimum rise time 10% to 90%	1f _H mode; note 2	-	20	-	ns		
		2f _H mode; note 2	-	20	-	ns		
LINE WIDTH CONT	FROL							
δ _(min)	minimum duty factor	2 MHz	_	33	-	%		
δ _(max)	maximum duty factor	2 MHz	_	67	_	%		
t _{sd(max)}	maximum step displacement	1f _H mode	-	140	-	ns		
		2f _H mode	-	70	-	ns		
LINE-WIDTH CONT	TROL LWC (PIN 4); note 1							
V _{i(min)}	input voltage for minimum line width		-	_	37.5	%V _{ref}		
V _{i(max)}	input voltage for maximum line width		87.5	-	137.5	%V _{ref}		
I _{bias}	input bias current		_	0.5	-	μA		
Contour proces	ssing							
CONTOUR FILTER	NARROW-PEAKED	_						
f _{pc}	peaking centre frequency	1f _H	-	3.57	-	MHz		
		2f _H	_	7.14	-	MHz		
CONTOUR FILTER	WIDE-PEAKED							
f _{pc1}	peaking centre frequency	1f _H	_	4.14	-	MHz		
		2f _H	_	8.28	_	MHz		
Q _{max}	maximum contour amplitude at centre frequency	note 3	-	12	-	dB		

					1	•		
SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT		
CONTOUR FILTER	CONTOUR FILTER SELECTION CFS (PIN 8); note 1							
V _{i(ncf)}	input voltage for narrow contour filter		-	-	0.5	V		
V _{i(wcf)}	input voltage for wide contour filter		3.5	-	5.5	V		
Smart sharpne	ss controller							
STEP DETECTOR								
f _{dc}	detection centre frequency	1f _H	-	2.13	-	MHz		
		2f _H	-	4.26	_	MHz		
CORING								
Q _{smcL}	minimum coring level	note 4	-	0	-	%		
Q _{smcH}	maximum coring level	note 4	-	22	_	%		
CORING LEVEL C	ONTROL COR (PIN 2); note 1			1				
V _{i(min)}	input voltage for minimum coring		-	-	37.5	%V _{ref}		
V _{i(max)}	input voltage for maximum coring		87.5	_	137.5	%V _{ref}		
I _{bias}	input bias current		-	-	0.5	μA		
PEAKING LEVEL O	CONTROL PEAK (PIN 11); note 1				•			
V _{i(min)}	input voltage for minimum peaking		-	_	37.5	%V _{ref}		
V _{i(max)}	input voltage for maximum peaking		87.5	_	137.5	%V _{ref}		
I _{bias}	input bias current		-	-	0.5	μA		
STEEPNESS LEVE	EL CONTROL STEEP (PIN 22); note 1							
V _{i(min)}	input voltage for minimum steepness		-	_	37.5	%V _{ref}		
V _{i(max)}	input voltage for maximum steepness		87.5	-	137.5	%V _{ref}		
I _{bias}	input bias current		-	-	0.5	μA		
SMART NOISE CC	NTROL SNC (PIN 15)							
V _{nfr}	level for no feature reduction		-	0.0	-	V		
V _{cfr}	level for complete feature reduction		-	V _{ref}	-	V		
I _{bias}	input bias current		-	-	1.0	μA		
Overall group o	delay performance for luminance							
t _d	delay time from input to output	1f _H mode	-	175	-	ns		
		2f _H mode	-	108	-	ns		
t _{de}	delay error contour correction	1f _H mode; note 5	-	0	10	ns		
		2f _H mode; note 5	-	0	5	ns		
t _{de1}	delay error step correction	1f _H mode; note 5	-	0	10	ns		
t _{de2}	delay error step correction	2f _H mode	-	0	5	ns		

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT			
DELAY TIME SELE	ECTION FHS (PIN 17); note 1		-	4	P	-			
V _{i1fH}	input voltage for 1f _H		-	-	0.5	V			
V _{i2fH}	input voltage for 2f _H		3.5	-	5.5	V			
Colour differen	ice processing								
	COLOUR DIFFERENCE INPUTS UIN AND VIN (PINS 7 AND 9)								
V _{iUIN(p-p)}	input voltage range UIN, peak-to-peak		1.9	-	-	V			
V _{iVIN(p-p)}	input voltage range VIN, peak-to-peak		1.9	-	-	V			
I _{bias}	input bias current UIN, VIN	no clamp	_	-	0.1	μA			
V _{cl}	voltage level during clamping		_	4.0	-	V			
COLOUR DIFFERE	ENCE OUTPUTS UOUT AND, VOUT (PINS 1	8 and 16)							
V _{o(cl)}	output voltage level during clamping		-	3.2	-	V			
G	gain		_	1.0	-				
E _{off}	offset error	transparent	_	0	1	%			
E _G	gain error	transparent	_	0	5	%			
E _{G(UV)}	UV gain tracking error	transparent	_	0	1	%			
В	bandwidth	1f _H	7	-	-	MHz			
		2f _H	7	-	-	MHz			
t _d	delay time	1f _H	-	175	-	ns			
		2f _H	-	108	-	ns			
R _{out}	output resistance		_	_	150	Ω			
I _{ob}	output bias current		0.5	-	-	mA			
Successive Ap	proximation ADC								
ADEXT1 AND AI	DEXT2 (PINS 3 AND 10)								
V _{FS}	full scale input voltage range	with respect to GND	-	2.0	-	V			
l _{ib}	input bias current		-	-	1	μA			
	data path		-	6	-	bit			
DLE	differential linearity error		—	-	1	LSB			
ILE	integral linearity error		_	-	1	LSB			
f _{con}	conversion frequency	each channel	-	$0.5 f_V$	_	Hz			
Q _{adt}	conversion time (video lines)	each channel	_	8	_	lines			

TDA9177

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Timing							
SANDCASTLE INPUT SANDCASTLE (PIN 1)							
V _{scbn}	detection level for blank	no clamping	1.25	1.5	1.75	V	
V _{scbc}	detection level for blank	with clamping and w.r.t. top level sandcastle pulse	-	-0.6	-	V	
t _{scnV}	input blanking width for no V-sync		_	_	15	μs	
t _{scV}	input blanking width for V-sync		35	-	-	μs	
V _{bkvar}	ripple on sandcastle burst key level		-	-	0.4	V	
Overall output group delay performance							
t _{dm(YUV)}	delay of matching YUV	1f _H	-	0	10	ns	
		2f _H	_	0	5	ns	

Notes

- 1. This selection is only valid when the standby bit STB is not set.
- 2. Peaking set to minimum. Input signal is a sine wave with the nominal peak-to-peak amplitude corresponding to the selected input range.
- 3. The contour signal cannot be measured separately from the luminance input signal. The contour signal is also processed by the smart noise controller. The frequency transfer in the peaking mode of the luminance signal can be derived from the frequency transfer of the selected contour signal, taking into account the summation of the contour signal and the luminance input signal. The frequency transfer is most easily measured by sine excitation with a relatively small signal amplitude of 10% of the selected dynamic range of the luminance input, to avoid interaction with the step detector.
- 4. The coring level refers to the internally selected contour signal. It is dependent on the contour filter selected and is specified for the corresponding peaking centre frequency. The coring level can not be measured explicitly at the luminance output from a big step or sine excitation, because of its interaction with the step detector.
- Contour correction and step improvement delays are internal delays and cannot be measured in a straightforward way. Contour correction delay mismatch results in asymmetrical 'ears' with respect to the centre of the transient. Step improvement correction delay mismatch affects the symmetry of the line width control.

Figures 3 to 8 show the excitation and response of the TDA9177 sharpness improvement processor. The excitation shown in Fig.3 is a 2T-pulse, followed by a step function. Because the TDA9177 can handle both $1f_H$ and $2f_H$ signals, figures illustrating both situations could have been provided. However, as the difference between these two modes (with respect to the TDA9177) is that the time scale of a $2f_H$ response diagram is half that of a $1f_H$ response diagram under equal conditions, only the $1f_H$ figures are shown.

Figure 4 shows that the step improvement processor does not affect small amplitudes. Large transients, however, acquire steeper edges.

Figures 5 and 6 show that the width of the signal processed by the step improvement processor can be modified by the Line Width Control pin LWC (or DACLW). Figure 7 shows that the contour processor does not affect large transients, but works exclusively on small signals, e.g. details in a video signal.

Figure 8 shows the combination of smart peaking and the step improvement processor; small signals will be affected by the contour processor, while large transients will be modified by the step improvement processor.

TDA9177











Fig.6 Response signals for maximum step improvement, no peaking and maximum line width.













TDA9177



Fig.15 Feature setting control as a function of the pin voltage for peaking, coring, steepness and line width.

62.5

75 _{Vref} (%) 87.5

50

0 37.5

50.0

TDA9177

INTERNAL CIRCUITRY









TDA9177

APPLICATION INFORMATION

The TDA9177 should preferably be used in combination with the TDA9170 or TDA9170A for making a distinct improvement to both contrast and sharpness. To benefit optimally from its picture-sharpening capabilities, the TDA9177 should be positioned as the last part of the YUV-chain.

Feature reduction as a function of the noise contents of the picture can easily be realized in hardware by using the Noise Detector of the TDA9170A. Smart Noise Control (SNC) can be tailor-made for each application, by means of I²C-bus control.

Whenever real-time I²C-bus control is not feasible, the embedded smart sharpness algorithm can be executed by driving pin SNC with the output of the noise detector. In this concept, additional post-processing of the noise detector output can easily be realized with external components.

Figure 40 shows an application example in which the TDA9177 is bus controlled, with the I²C-bus address at 40H. Furthermore, the Smart Noise Control pin (SNC; pin 15) is not used in the example shown.



TDA9177

SOT234-1

PACKAGE OUTLINE

SDIP24: plastic shrink dual in-line package; 24 leads (400 mil)



SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

Reflow soldering

Reflow soldering techniques are suitable for all QFP packages.

The choice of heating method may be influenced by larger plastic QFP packages (44 leads, or more). If infrared or vapour phase heating is used and the large packages are not absolutely dry (less than 0.1% moisture content by weight), vaporization of the small amount of moisture in them can cause cracking of the plastic body. For more information, refer to the Drypack chapter in our "Quality Reference Handbook" (order code 9397 750 00192).

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

Wave soldering

Wave soldering is **not** recommended for QFP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

If wave soldering cannot be avoided, the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The footprint must be at an angle of 45° to the board direction and must incorporate solder thieves downstream and at the side corners.

Even with these conditions, do not consider wave soldering the following packages: QFP52 (SOT379-1), QFP100 (SOT317-1), QFP100 (SOT317-2), QFP100 (SOT382-1) or QFP160 (SOT322-1).

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Repairing soldered joints

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

TDA9177

DEFINITIONS

Data sheet status				
Objective specification	This data sheet contains target or goal specifications for product development.			
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.			
Product specification	This data sheet contains final product specifications.			
Limiting values				
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.				
Application information				
Where application information is given, it is advisory and does not form part of the specification.				

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

PURCHASE OF PHILIPS I²C COMPONENTS



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.