TDA9209

## 150 MHz PIXEL VIDEO CONTROLLER FOR MONITORS INCLUDING CUT-OFF INPUTS AND VIDEO DETECTION

## FEATURE

- 150 MHZ PIXEL RATE
- 2.7 ns RISE AND FALL TIME
- $I^{2} \mathrm{C}$ BUS CONTROLLED
- GREY SCALE TRACKING VERSUS BRIGHTNESS
- OSD MIXING
- NEGATIVE FEED-BACK FOR DC COUPLING APPLICATION
- INTERNAL POSITIVE FEED-BACK FOR LCD APPLICATION
- 0.5~4.5 V DACs FOR BLACK LEVEL RESTORATION (AC-COUPLING APPLICATION) OR CUT-OFF CONTROLS (FOR DC-COUPLING APPLICATION USING THE ST AMPLIFIERS TDA9533/9530)
- BEAM CURRENT ATTENUATION (ABL)
- PEDESTRAL CLAMPING ON OUTPUT STAGE
- POSSIBILITY OF LIGHT OR DARK GREY OSD BACKGROUND
- OSD INDEPENDENT CONTRAST CONTROL
- ADJUSTABLE BANDWIDTH
- INPUT BLACK LEVEL CLAMPING WITH BUILT-IN CLAMPING PULSE
- STAND-BY MODE
- 5 V TO 8 V POWER SUPPLY
- VIDEO DETECTION


## DESCRIPTION

The TDA9209 is an $I^{2} \mathrm{C}$ Bus controlled RGB preamplifier designed for Monitor application, able to mix the RGB signals coming from any OSD device. The usual Contrast, Brightness, Drive and Cut-Off Controls are provided.
In addition, it includes the following features:

- OSD contrast,
- Bandwidth adjustment,
- Grey background,
- Internal back porch clamping pulse generator.


The RGB incoming signals are amplified and shaped to drive any commonly used video amplifiers without intermediate follower stages. Even though encapsulated in a 24 -pin package only, this IC allows any kind of CRT Cathode coupling :

- AC coupling with DC restore,
- DC coupling with Feed-back from Cathodes,
- DC coupling with Cut-Off controls of the Video amplifier (ST Amplifiers TDA9533/9530).
As for any ST Video pre-amplifier, the TDA9209 is able to drive a real load without any external interface.
One of the main advantages of ST devices is their ability to sink and source currents while most of the devices from our competitors have problems to sink large currents.
These driving capabilities combined with an original output stage structure suppress any static current on the output pins and therefore reduce dramatically the power dissipation of the device.
Extensive integration combined with high performance and advanced features make the TDA9209 one of the best choice for any CRT Monitor in the 14 " to 17 " range.
Perfectly matched with the ST Video Amplifiers TDA9530/33, these 2 products offer a complete solution for high performance and cost-optimized Video Board Application.

Version 4.4

## 1 PIN CONNECTIONS

|  | IN1 -1 24 BLK <br> ABL - 2 23 <br> $\square$    HSYNC or BPCP |
| :---: | :---: |

2 PIN DESCRIPTION

| Pin Number | Symbol |  |
| :---: | :---: | :--- |
| 1 | IN1 | Red Video Input |
| 2 | ABL | ABL Input |
| 3 | IN2 | Green Video Input |
| 4 | GNDL | Logic Ground |
| 5 | IN3 | Blue Video Input |
| 6 | GNDA | Analog Ground |
| 7 | VCCA | Analog V ${ }_{\text {CC }}$ (5V) |
| 8 | AV | Active Video Output |
| 9 | OSD1 | Red OSD Input |
| 10 | OSD2 | Green OSD Input |
| 11 | OSD3 | Blue OSD Input |
| 12 | SBLK | Fast Blanking |
| 13 | SDA | SCL |
| 14 | CO2/FB2 | SDA |
| 15 | CO3/FB3 | Green Cut-off Output/Feedback Input |
| 16 | OUT3 | Blue Cut-off Output/Feedback Input |
| 17 | GNDP | Power Ground |
| 18 | OUT2 | Green Video Output |
| 19 | VCCP | Power V ${ }_{\text {CC (5 V to 8 V) }}$ |
| 20 | OUT1 | Red Video Output |
| 21 | CO1/FB1 | Red Cut-off Output/Feedback Input |
| 22 | BLK | Blanking Input |
| 23 |  |  |
| 24 | HSYNC/BPCP |  |

## 3 BLOCK DIAGRAM


see Figure 12 for complete BPCP and OCL generation diagram

## 4 FUNCTIONAL DESCRIPTION

### 4.1 RGB Input

The three RGB inputs have to be supplied through coupling capacitors ( 100 nF ).
The maximum input peak-to-peak video amplitude is 1 V .
The input stage includes a clamping function. The clamp uses the input serial capacitor as a "memory capacitor".

To avoid a discharge of the serial capacitor during the line (due to leakage current), the input voltage is referenced to the ground.
The clamp is gated by an internally generated "Back Porch Clamping Pulse" (BPCP). Register 8 allows to choose the way to generate this BPCP (see Figure 1).
When bit 0 is set to 0 , the BPCP is synchronized on the trailing or leading edge of HSYNC (Pin 23) (bit $1=0$ : trailing edge, bit $1=1$ : leading edge).

Additionally, the IC automatically works with either positive or negative HSYNC pulses.

- When bit 0 is set to $1, \mathrm{BPCP}$ is synchronized on the leading edge of the blanking pulse BLK (Pin 24). One can use a positive or negative blanking pulse by programming bit 0 in Register 9 (See I ${ }^{2}$ C Table 3).
- BPCP width can be adjusted with bit 2 and 3 (see Register 8, $\mathrm{I}^{2} \mathrm{C}$ table 2).
- If the application already provides the Back

Porch Clamping Pulse, bit 4 must be set to 1 (providing a direct connection between Pin 23 and internal BPCP).

### 4.2 Blanking Input

The Blanking pin (FBLK) is TTL compatible.
The Blanking pulse can be:

- positive or negative
- line or Composite-type (but not Frame-type).


### 4.3 Contrast Adjustment (8 bit)

The contrast adjustment is made by controlling simultaneously the gain of the three internal amplifiers through the $I^{2} C$ bus interface. Register 1 allows the adjustment in a range of 48 dB .

Figure 1.


### 4.4 ABL Control

The TDA9209 includes an ABL (automatic beam limitation) input to attenuate the RGB Video signals depending on the beam intensity.
The operating range is 2 V (from 3 V to 1 V ). A typical 15 dB maximum attenuation is applied to the output signal whatever the contrast adjustment is. (See Figure 2 ).
When the $A B L$ feature is not used, the $A B L$ input (Pin 2) must be connected to a 5 V supply voltage.

Figure 2.


### 4.5 Brightness Adjustment (8 bit)

Brightness adjustment is controlled by the $\mathrm{I}^{2} \mathrm{C}$ Bus via Register 2. It consists of adding the same DC voltage to the three RGB signals, after contrast adjustment. When the blanking pulse equals 0 , the DC voltage is set to a value which can be adjusted between 0 and 2 V with 8 mV steps (see Figure 3 ).
The DC output level is forced to the "Infra Black" level $\left(\mathrm{V}_{\mathrm{DC}}\right)$ when the blanking pulse is equal to 1 .

### 4.6 Drive Adjustment (3 x 8 bit)

In order to adjust the white balance, the TDA9209 offers the possibility of adjusting separately the overall gain of each channel thanks to the $\mathrm{I}^{2} \mathrm{C}$ bus (Registers 3, 4 and 5).
The very large drive adjustment range ( 48 dB ) allows different standards or custom color temperatures.
It can also be used to adjust the output voltages at the optimum amplitude to drive the CRT drivers, keeping the whole contrast control for the enduser only.
The drive adjustment is located after the Contrast, Brightness and OSD switch blocks, so it does not affect the white balance setting when the BRT is adjusted. It also operates on the OSD portion of the signal.

### 4.7 Cut-off Adjustment (Infra Black)

The cut-off voltage (Infra Black: $\mathrm{V}_{\mathrm{DC}}$ ) is the level of the output during the blanking period. This level is sampled after each line during an internal pulse (OCL) generated during the blanking pulse (see Figure 11).
A sample-and-hold block controls the $\mathrm{V}_{\mathrm{DC}}$ level.
In case of $A C$ coupling application, $\mathrm{V}_{\mathrm{DC}}$ is adjustable simultaneously on the 3 channels from 0.4 to 2.5 V via the 4 -bit DCL register (register 6 , see Table 1 on page 15).
In case of $D C$ coupling, $\mathrm{V}_{\mathrm{DC}}$ is adjustable separately for each channel from 0.2 to 2.5 V via the 8 -bit cut-off registers (registers 10, 11 and 12, see Table 1 on page 15).

## Caution:

Register 6: out of the 0 to 15 cut-off adjustment steps, the first 3 steps are not allowed.
Registers 10, 11 and 12: out of the 0 to 256 cut-off adjustment steps, the first 40 steps are not allowed.

### 4.8 OSD Inputs

The TDA9209 allows to mix the OSD signals into the RGB main picture. The four pins dedicated to this function are the following:

- Three TTL RGB inputs (Pins 9, 10, 11) connected to the three outputs of the corresponding OSD processor.
- One TTL fast blanking input (Pin 12) also connected to the FBLK output of the OSD processor.
When a high level is present on the FBLK, the IC acts as follows:
- The three main picture RGB input signals (IN1, IN2, IN3) are internally switched to the internal input clamp reference voltage.
- The three output signals are set to the voltage corresponding to the three OSD input logic states (0 or 1). (See Figure 3).
If the OSD input is at low level, the output and brightness voltages $\left(\mathrm{V}_{\mathrm{BRT}}\right)$ are equal.
If the OSD input is at high level, the output voltage is $\mathrm{V}_{\mathrm{OSD}}$, where $\mathrm{V}_{\mathrm{OSD}}=\mathrm{V}_{\mathrm{BRT}}+\mathrm{OSD}$ and OSD is an $I^{2} \mathrm{C}$ bus-controlled voltage.
OSD varies between 0 V to 4.9 V by 320 mV steps via Register 7 (4 bit). The same variation is applied simultaneously to the three channels providing the OSD contrast.
The grey color can be obtained on output signals when:
- OSD1 $=1$, OSD2 $=0$ and OSD3 $=1$,
- A special bit (bit 5 or 6 ) in Register 9 is set to 1 .

If R9b5 is set to 1 , light grey is obtained on output. If R9b6 is set to 1 , dark grey is obtained on output. In the case where R9b5 and R9b6 are set to 0 , the normal operation is provided on output signals.

### 4.9 Output Stage

The overall waveforms of the output signal are shown in Figure 3. The three output stages, which are large bandwidth output amplifiers, are able to deliver up to $4.4 \mathrm{~V}_{\mathrm{PP}}$ for $0.7 \mathrm{~V}_{\mathrm{PP}}$ on input.
When a high level is applied on the BLK input (Pin 24), the three outputs are forced to "Infra

Black" level ( $\mathrm{V}_{\mathrm{DC}}$ ) thanks to a sample and hold circuit (described below).
The black level (which is the output voltage outside the blanking pulse with minimum brightness and no Video input signals) is 400 mV higher than $\mathrm{V}_{\mathrm{DC}}$.
The brightness level $\left(\mathrm{V}_{\mathrm{BRT}}\right)$ is then obtained by programming register 2 (see Table 1 on page 15).

Figure 3. Waveforms VOUT, BRT, CONT, OSD


Notes:

1. $V_{D C}=0.4$ to 2.5 V
2. $V_{B L A C K}=V_{D C}+0.4 V$
3. $\mathrm{V}_{\text {BRT }}=\mathrm{V}_{\text {BLACK }}+\mathrm{BRT}$ (with BRT $=0$ to 2 V )
4. $\mathrm{V}_{\text {CONT }}=\mathrm{V}_{\mathrm{BRT}}+\mathrm{CONT}=\mathrm{k} x$ Video $\mathrm{IN}\left(C O N T=4.4 \mathrm{~V}_{\mathrm{PP}}\right.$ max. for $\left.\mathrm{V}_{I N}=0.7 \mathrm{~V}_{\mathrm{PP}}\right)$
5. $\mathrm{V}_{\mathrm{OSD}}=\mathrm{V}_{\mathrm{BRT}}+\mathrm{OSD}\left(\mathrm{OSD} \max .=4.9 \mathrm{~V}_{\mathrm{PP}}, O S D \min =0 \mathrm{~V}_{\mathrm{PP}}\right)$

### 4.10 Bandwidth Adjustment

An advanced feature: Bandwidth adjustment, is implemented on the TDA9209.
For applications where rise/fall time $>5.5 \mathrm{~ns}$, this feature must not be used and the bandwidth has to be set to 0 (dec) (register 13, see Table 1 on page 15).
For applications where rise/fall time $<5.5$ ns, this feature offers several advantages:

- Depending on the external capacitive load and on the peak-to-peak output voltage, this adjustment avoids getting any slew-rate phenomenon.
- Electromagnetic radiation (EMI). Slowing down the signal of rise/fall time will decrease the EMI without significantly deteriorating the rise/fall time of the CRT driver.
- Video signal response. Using this adjustment will allow to optimize the high frequency transient phenomenons.
- Still picture mode. In this mode, high video swing is of greater interest than rise/fall time. The bandwidth adjustment can be used to avoid any slewrate phenomenon at the CRT driver output and to reduce EMI.


### 4.11 CRT Cathode Coupling

The powerfull multiplex capability of the TDA9209 allows to use the device with several kinds of CRT cathode coupling.

## AC coupling with DC restore (Figure 4)

In this mode the output DC level $\left(\mathrm{V}_{\mathrm{DC}}\right)$ is adjusted simultaneously for the 3 channels from 0.5 V to 2.35 V via Register 6 (4 bit). The cut-off voltage is programmed independently for each channel from
0.17 V to 4.6 V using registers 10,11 , 12 (8 bit each, see Table 1 on page 15).
DC Coupling with cut-off controls on Video Amplifier (with TDA9533/ 9530, Figure 5)
The functioning and programming of the TDA9209 are the same as for the previous mode, except for the cut-off control which is now performed via the Video amplifier cut-off input .
In AC coupling and DC coupling with cut-off control, bit 2, 3 and 4 in Register 9 must be set to 1.

## DC Coupling Mode (Figure 6)

This is the most commonly used configuration enabling to build a powerful video system on a small PCB Board and giving a substantial cost saving compared with any other solution available on the market.
The preamplifier outputs control directly the cut-off levels.
The output DC level (VDC) is adjusted independently for each channel from 0.5 V to 2.5 V via registers 10, 11 and 12.
In DC coupling mode, bit 2 must be set to 1 and bit3 to 0 in Register 9.

## DC Coupling with feedback mode (Figure 7)

In this mode, the feedback voltage issued from the cathode is sent to the TDA9209. This voltage is compared to a reference from the cut-off DC level DAC by the sample and hold circuit who also controls the DC voltage of the feedback input in a range of 0.5 V to 2.5 V .
Each channel is independently controlled via Registers 10, 11 and 12.
In DC coupling with feedback mode, bit 2 and bit 4 must be set to 0 in Register 9.

Figure 4. AC Coupling


Figure 5. DC Coupling with Cut-off Control


Figure 6. DC Coupling


Figure 7. DC Coupling with Feedback (LCD mode)


### 4.12 Stand-by Mode

The TDA9209 has a stand-by mode. As soon as the $\mathrm{V}_{\text {cc }}$ power (Pin 20) gets lower than 3V (typ.), the device is set in stand-by mode whatever the voltage on analog $\mathrm{V}_{\mathrm{CCA}}$ (Pin 7) is. The analog blocks are internally switched-off while the logic parts ( $I^{2} \mathrm{C}$ bus, power-on reset) are still supplied.
In stand-by mode, the power consumption is below 20 mW .

### 4.13 Serial Interface

The 2 -wire serial interface is an $I^{2} \mathrm{C}$ interface. The slave address of TDA9209 is DC hex.

| A6 | A5 | A4 | A3 | A2 | A1 | A0 | W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 |

The host MCU can write into the TDA9209 registers. Read mode is not available.

In order to write data into the TDA9209, after the "start" message, the MCU must send the following data (see Figure 8):

- the $I^{2} \mathrm{C}$ address slave byte with a low level for the R/W bit,
- the byte to the internal register address where the MCU wants to write data,
- the data.

All bytes are sent with MSB bit first. The transfer of written data is ended with a "stop" message.
When transmitting several data, the register addresses and data can be written with no need to repeat the start and slave addresses.

### 4.14 Power-on Reset

A power-on reset function is implemented on the TDA9209 so that the $I^{2} \mathrm{C}$ registers have a determined status after power-on. The Power-on reset threshold for a rising supply on $V_{C C A}$ (Pin 7) is 3.8 V (typ.) and 3.2 V when the $\mathrm{V}_{\mathrm{CC}}$ decreases.

Figure 8. $\mathrm{I}^{2} \mathrm{C}$ Write Operation
Start

### 4.15 Video detection (see Figure 9)

The video detection consists of three fast comparators and a OR function.
The positive input of each comparator is connected to the input video pin (R, G, or B).
The negative inputs are connected together to a reference voltage. This voltage is the threshold of the comparators. The typical threshold voltage is 120 mV . The three comparator outputs are con-
nected to the OR inputs. Active Video output can be inhibited by using bit 7 in Register 13 :
$\begin{array}{ll}\text { R13b7 }=0 & \text { AV inhibited } \\ \text { R13b7 }=1 & \text { AV validated }\end{array}$
When AV output is validated, the AV output reaches 5 V when at least one of the 3 video inputs gets higher than 3.8 V (typ.), and decreases to 0 V if the 3 input voltages get lower than 3.2 V (typ.).

Figure 9. Video Detection


### 4.16 Specific Application Conditions

## Functioning with 5 V Power $\mathrm{V}_{\mathrm{CC}}$

To simplify the application, it is possible to supply the power $\mathrm{V}_{C C}$ with 5 V (instead of 8 V nominal) at the expense of output swing voltage.

## Functioning without Blanking Pulse

If no blanking pulse is applied to the TDA9209, the internal BPCP can be connected to the sample and hold circuit (Register 8, bit $7=1$ and BLK pin grounded) so that the output DC level is still controlled by ${ }^{2} \mathrm{C}$.
To ensure the device correct behavior in the worst possible conditions, the Brightness Register must be set to 0 .

## 5 ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Pin | Value | Units |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CCA }}$ Max. <br> $V_{\text {CCP }}$ Max. | Supply Voltage on Analog $\mathrm{V}_{\mathrm{CC}}$ <br> Supply Voltage on Power $\mathrm{V}_{\mathrm{CC}}$ | $\begin{gathered} \hline 7 \\ 20 \end{gathered}$ | $\begin{aligned} & 5.5 \\ & 8.8 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $V_{\text {in }}$ Max. | Voltage at any Input Pins (except Video inputs) and Input/Output Pins | - | 5.5 | V |
| V, Max. | Voltage at Video Inputs | 1, 3, 5 | 1.4 | V |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature | - | - | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {oper }}$ | Operating Junction Temperature | - | +150 | ${ }^{\circ} \mathrm{C}$ |

## 6 THERMAL DATA

| Symbol | Parameter | Value | Units |
| :---: | :--- | :---: | :---: |
| $\mathrm{R}_{\text {th( }(-\mathrm{a})}$ | Max. Junction-ambient Thermal Resistance | 69 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\mathrm{j}}$ | Typ. Junction Temperature at $\mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}$ | 80 | ${ }^{\circ} \mathrm{C}$ |

## 7 DC ELECTRICAL CHARACTERISTICS

$\mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CCA}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCP}}=8 \mathrm{~V}$, unless otherwise specified.

| Symbol | Parameter | Test Condition s | Min. | Typ. | Max. | Units |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CCA}}$ | Analog Supply Voltage | Pin 7 | 4.5 | 5 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{CCP}}$ | Power Supply Voltage | Pin 20 | 4.5 | 8 | 8.8 | V |
| $\mathrm{I}_{\mathrm{CCA}}$ | Analog Supply Current | $\mathrm{V}_{\mathrm{CCA}}=5 \mathrm{~V}$ |  | 70 |  | mA |
| $\mathrm{I}_{\mathrm{CCP}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CCP}}=8 \mathrm{~V}$ |  | 55 |  | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | Video Input Voltage Amplitude |  |  | 0.7 | 1 | V |
| $\mathrm{Vo}_{\mathrm{o}}$ | Output Voltage Range |  | 0.5 |  | $\mathrm{V}_{\text {CCP }}$ <br> 0.5 | V |
| $\mathrm{~V}_{\text {IL }}$ | Low Level Input Voltage <br> High Level Input Voltage | OSD, FBLK, BLK, HSYNC | 2.4 |  | 0.8 | V |
| $\mathrm{~V}_{\text {IH }}$ |  | V |  |  |  |  |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | OSD, FBLK, BLK | -1 |  | 1 | $\mu \mathrm{~A}$ |
| $\mathrm{R}_{\text {HS }}$ | Input Resistor | HSYNC |  | 40 |  | $\mathrm{k} \Omega$ |

## 8 AC ELECTRICAL CHARACTERISTICS

$\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CCA}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCP}}=8 \mathrm{~V}, \mathrm{~V}_{\mathrm{i}}=0.7 \mathrm{~V}_{\mathrm{PP}}, \mathrm{C}_{\text {LOAD }}=5 \mathrm{pF}$
$R_{S}=100 \Omega$, serial between output pin and $C_{\text {LOAD }}$, unless otherwise specified.

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIDEO INPUTS (PINS 1,3,5) |  |  |  |  |  |  |
| $\mathrm{V}_{1}$ | Video Input Voltage Amplitude | Max. Contrast and Drive |  | 0.7 | 1 | V |

VIDEO OUTPUT SIGNAL (PINS 17, 19, 21) - GENERAL

| GAM | Maximum Gain | Max Contrast and Drive (CRT = DRV = 254 dec ) | 16 | dB |
| :---: | :---: | :---: | :---: | :---: |
| VOM | Maximum Video Output Voltage (Note 1) | Max Contrast and Drive (CRT = DRV = 254 dec ) | 4.4 | V |
| VON | Nominal Video Output Voltage | Contrast and Drive at POR (CRT = DRV = 180 dec ) | 2.2 | V |
| CAR | Contrast Attenuation Range | From max. Contrast (CRT=254 dec) to min. Contrast (CRT $=1 \mathrm{dec}$ ) | 48 | dB |
| DAR | Drive Attenuation Range | From Max. Drive (DRV = 254 dec ) to min Drive (DRV = 1 dec ) | 48 | dB |
| GM | Gain Matching | Contrast and Drive at POR | $\pm 0.1$ | dB |
| $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ | Rise Time, Fall Time (Note 1) | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\mathrm{PP}}(\mathrm{BW}=15 \mathrm{dec}) \\ & \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\mathrm{PP}}(\mathrm{BW}=0 \mathrm{dec}) \end{aligned}$ | $\begin{aligned} & \hline 2.7 \\ & 4.3 \end{aligned}$ | $\begin{aligned} & \hline \text { ns } \\ & \text { ns } \end{aligned}$ |
| BW | Large Signal Bandwidth | $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {PP }}$ | 130 | MHz |
| BW | Bandwidth Adjustment Range | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=2 \mathrm{~V}_{\mathrm{PP}} \\ & \text { Minimum bandwidth }(\mathrm{BW}=0 \mathrm{dec}) \\ & \text { Maximum bandwidth }(\mathrm{BW}=15 \mathrm{dec}) \end{aligned}$ | $\begin{gathered} 80 \\ 130 \end{gathered}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| CT | Crosstalk between Video Outputs | $\begin{array}{ll} \hline V_{\text {OUT }}=2 \mathrm{~V}_{\text {PP }} & @ \mathrm{f}=10 \mathrm{MHz} \\ & @ \mathrm{f}=50 \mathrm{MHz} \end{array}$ | $\begin{aligned} & 60 \\ & 35 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |

VIDEO OUTPUT SIGNAL — BRIGHTNESS

| BRTmax | Maximum Brightness Level | Max. Brightness (BRT $=255 \mathrm{dec}$ ) <br> and Max. Drive (DRV =254 dec) |  | 2 |  | V |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| BRTmin | Minimum Brightness Level | Min. Brightness (BRT $=0 \mathrm{dec}$ ) <br> and Max. Drive (DRV $=254 \mathrm{dec})$ |  | 0 |  | V |
| VIP | Insertion Pulse |  |  | 0.4 | V |  |
| BRTM | Brightness Matching | Brightness and Drive at POR |  | $\pm 10$ | mV |  |

VIDEO OUTPUT SIGNAL - OSD

|  |  | Max. Drive (DRV $=254 \mathrm{dec})$ |  | 4.9 |  | V |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| OSDmax | Maximum OSD Output Level | Max. OSD (OSD $=15 \mathrm{dec})$ |  | 4.9 |  | V |

VIDEO OUTPUT SIGNAL - DC LEVEL (AC COUPLING MODE)
$\left.\begin{array}{|l|l|l|l|c|c|c|}\hline \text { DCLmax } \\ \text { DCLmin }\end{array} \begin{array}{l}\text { Maximum Output DC Level } \\ \text { Minimum Output DC Level }\end{array} \quad \begin{array}{l}\text { Max. DCL (DCL= 15 dec) } \\ \text { Min. DCL (DCL = 3 dec) }\end{array} \quad \begin{array}{c}2.35 \\ 0.5\end{array}\right)$

VIDEO OUTPUT SIGNAL — DC LEVEL (DC COUPLING MODE)

| DCLmax DCLmin | Maximum Output DC Level Minimum Output DC Level | Max. Cut-off (Cut-off = 255 dec ) <br> Min. Cut-off (Cut-off = 40 dec ) | $\begin{aligned} & 2.5 \\ & 0.4 \end{aligned}$ | V |
| :---: | :---: | :---: | :---: | :---: |
| DCLstep | Output DC Level Step |  | 10 | mV |

Note 1: Assuming that $\mathrm{V}_{\mathrm{OM}}$ remains within the range of Vo (between 0.5 V and $\mathrm{V}_{\mathrm{CCP}}-0.5 \mathrm{~V}$ )
$t_{R}, t_{F}$ are calculated values, assuming an ideal input rise/fall time of $0 \mathrm{~ns}\left(\mathrm{t}_{\mathrm{R}}=\sqrt{\mathrm{t}_{\mathrm{ROUT}}{ }^{2}+\mathrm{t}_{\mathrm{RIN}}{ }^{2}}, \mathrm{t}_{\mathrm{F}}=\sqrt{\mathrm{t}_{\mathrm{FOUT}}{ }^{2}+\mathrm{t}_{\mathrm{FIN}}{ }^{2}}\right.$

## AC ELECTRICAL CHARACTERISTICS (continued)

$\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CCA}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCP}}=8 \mathrm{~V}, \mathrm{~V}_{\mathrm{i}}=0.7 \mathrm{~V}_{\mathrm{PP}}, \mathrm{C}_{\mathrm{LOAD}}=5 \mathrm{pF}$, unless otherwise specified

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Units |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CUT-OFF OUTPUTS (AC COUPLING MODE) - (Pins 15, 16, 22) |  |  |  |  |  |  |  |  |  |


| COmax | Maximum Cut-off Output Level | Max. Cut-off (Cut-off $=255 \mathrm{dec})$ <br> and Sourced Current $=200 \mu \mathrm{~A}$ |  | 4.7 | V |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| COmin | Minimum Cut-off Output Level | Min. Cut-off (Cut-off = 0 dec) <br> and Sinked Current $=2 \mathrm{~mA}$ |  | 0.1 | V |
| COTD | Cut-off Output Voltage Drift | $\mathrm{T}_{\mathrm{j}}$ Variation $=100^{\circ} \mathrm{C}$ |  | 0.5 | $\%$ |
| COHlin | Maximum Cut-off Output Voltage <br> (linear region) | Cut-off $=235 \mathrm{dec}$ <br> (Sourced Current $=200 \mu \mathrm{~A})$ | 4.6 | V |  |
| COLlin | Minimum Cut-off Output Voltage <br> (linear region) | Cut-off = 10 dec <br> (Sinked current $=2 \mathrm{~mA})$ | 0.17 | V |  |
| COstep | Cut-off Output Step (linear region) |  | 20 | mV |  |

FEEDBACK INPUTS (DC WITH FEEDBACK MODE)

|  | Controlled Feedback Input Level | Max. Cut-off (Cut-off $=255 \mathrm{dec})$ |  | 2.5 |  | V |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| VFBmax | Maximum |  |  |  |  |  |
| VFBmin | Minimum | Min. Cut-off (Cut-off $=1 \mathrm{dec})$ |  | 10 | mV |  |
| VFBstep | Controlled Feedback Input Level Step |  |  | 50 | $\mu \mathrm{~A}$ |  |
| IFB | input Current on Feedback inputs | V $\leq 2.5 \mathrm{~V}$ |  |  |  |  |

ABL (PIN 2)

| GABLmin | ABL Mini Attenuation | $\mathrm{V}_{\text {ABL }} \geq 3.2 \mathrm{~V}$ |  | 0 |  | dB |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| GABLmax | ABL Maxi Attenuation | $\mathrm{V}_{\mathrm{ABL}}=1 \mathrm{~V}$ |  | 15 | dB |  |
| $\mathrm{~V}_{\text {ABL }}$ | ABL Threshold Voltage | For output attenuation |  | 3 |  | V |
| IABLhigh | High ABL Input Current | $\mathrm{V}_{\text {ABL }}=3.2 \mathrm{~V}$ |  | 0 |  | $\mu \mathrm{~A}$ |
| IABLlow | Low ABL Input Current | $\mathrm{V}_{\text {ABL }}=1 \mathrm{~V}$ | -2 | $\mu \mathrm{~A}$ |  |  |

## VIDEO DETECTION

| VTHAV | Comparator Threshold |  | 120 |  | mV |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| DELAY | Delay between Video Output <br> and AV output | 3pF load on AV out (Pin8) |  | 10 |  | ns |
| PixAV | Minimum pixel width | $V_{\text {in }}=0.7 V_{\text {PP }}$ |  | 10 | ns |  |

## $9 I^{2} \mathrm{C}$ ELECTRICAL CHARACTERISTICS

$\mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CCA}}=5 \mathrm{~V}$, unless otherwise specified

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Low Level Input Voltage | On Pins SDA, SCL |  |  | 1.5 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 3 |  |  | V |
| $\mathrm{I}_{\mathrm{I}}$ | Input Current (Pins SDA, SCL) | $0.4 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<4.5 \mathrm{~V}$ | -10 |  | +10 | $\mu \mathrm{~A}$ |
| $\mathrm{f}_{\mathrm{SCL}(\text { Max. })}$ | SCL Maximum Clock Frequency |  | 200 |  | 0.25 | kHz |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | SDA Pin <br> when ACK Sink Current $=6 m A$ |  |  | 0.6 | V |

## $10 I^{2} \mathrm{C}$ INTERFACE TIMING REQUIREMENTS

(see Figure 11)

| Symbol | Parameter | Min. | Typ. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {BUF }}$ | Time the bus must be free between two accesses | 1300 |  |  | ns |
| $\mathrm{t}_{\text {HDS }}$ | Hold Time for Start Condition | 600 |  |  | ns |
| $\mathrm{t}_{\text {SUP }}$ | Set-up Time for Stop Condition | 600 |  |  | ns |
| $\mathrm{t}_{\text {LOW }}$ | The Low Period of Clock | 1300 |  |  | ns |
| $\mathrm{t}_{\text {HIGH }}$ | The High Period of Clock | 600 |  |  | ns |
| $\mathrm{t}_{\text {HDAT }}$ | Hold Time Data | 300 |  |  | ns |
| $\mathrm{t}_{\text {SUDAT }}$ | Set-up Time Data | 250 |  |  | ns |
| $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\text {F }}$ | Rise and Fall Time of both SDA and SCL | 20 |  | 300 | ns |

Figure 10. $I^{2} \mathrm{C}$ Timing Diagram


## $11 I^{2} \mathrm{C}$ REGISTER DESCRIPTION

Table 1. Register Sub-addressed $-I^{2} \mathrm{C}$ Table

| Sub-address |  | Register Names |  | POR Value |  | Max. Value |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hex | Dec |  |  | Hex | Dec | Hex | Dec |
| 01 | 01 | Contrast (CRT) - Note 2 | 8-bit DAC | B4 | 180 | FE | 254 |
| 02 | 02 | Brightness (BRT) | 8-bit DAC | B4 | 180 | FF | 255 |
| 03 | 03 | Drive 1 (DRV) - Note 2 | 8-bit DAC | B4 | 180 | FE | 254 |
| 04 | 04 | Drive 2 (DRV) - Note 2 | 8-bit DAC | B4 | 180 | FE | 254 |
| 05 | 05 | Drive 3 (DRV) - Note 2 | 8-bit DAC | B4 | 180 | FE | 254 |
| 06 | 06 | Output DC Level (DCL) - Note 3 | 4-bit DAC | 09 | 09 | OF | 15 |
| 07 | 07 | OSD Contrast (OSD) | 4-bit DAC | 09 | 09 | 0F | 15 |
| 08 | 08 | BPCP \& OCL | Refer to the $\mathrm{I}^{2} \mathrm{C}$ table 2 | 04 | 04 |  |  |
| 09 | 09 | Miscellaneous | Refer to the $I^{2} \mathrm{C}$ table 3 | 1 C | 28 |  |  |
| 0A | 10 | Cut Off Out 1 DC Level (Cut-off) - Note 4 | 8-bit DAC | B4 | 180 | FF | 255 |
| 0B | 11 | Cut Off Out 2 DC Level (Cut-off)- Note 4 | 8-bit DAC | B4 | 180 | FF | 255 |
| OC | 12 | Cut Off Out 3 DC Level (Cut-off)- Note 4 | 8-bit DAC | B4 | 180 | FF | 255 |
| 0D | 13 | Bandwidth Adjustment (BW)- Note 5 | 4-bit DAC | 07 | 07 | OF | 15 |

Note 2: For Contrast \& Drive adjustment, code 00 (dec) and 255 (dec) are not allowed.
Note 3: For Output DC Level, code 00(dec), 01(dec), 02(dec) are not allowed.
Note 4: For Cut Off Output DC Level, codes below 40 (dec) are not allowed.
Note 5: To be set to 0 (dec) for applications with $t_{R} / t_{F}>5.5 \mathrm{~ns}$.
Table 2. BPCP \& OCL Register (R8) - $I^{2} \mathrm{C}$ Table (see also Figure 11)

| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | Function | POR Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 0 |  |  |  | 0 | Internal BPCP triggered by HSYNC | x |
|  |  |  | 0 |  |  |  | 1 | Internal BPCP triggered by BLK |  |
|  |  |  | 0 |  |  | 0 |  | Internal BPCP synchronized by the trailing edge | X |
|  |  |  | 0 |  |  | 1 |  | Internal BPCP synchronized by the leading edge |  |
|  |  |  | 0 | 0 | 0 |  |  | Internal BPCP Width $=0.33 \mu \mathrm{~s}$ |  |
|  |  |  | 0 | 0 | 1 |  |  | Internal BPCP Width $=0.66 \mu \mathrm{~s}$ | X |
|  |  |  | 0 | 1 | 0 |  |  | Internal BPCP Width $=1 \mu$ s |  |
|  |  |  | 0 | 1 | 1 |  |  | Internal BPCP Width = $1.33 \mu \mathrm{~s}$ |  |
|  |  |  | 1 |  |  |  |  | Internal BPCP = BPCP input (Pin 23) |  |
|  |  | 0 |  |  |  |  |  | Normal Operation | X |
|  |  | 1 |  |  |  |  |  | Reserved (Force BPCP to 1 in test) |  |
|  | 0 |  |  |  |  |  |  | Normal Operation | X |
|  | 1 |  |  |  |  |  |  | Reserved (Force OCL to 1 in test) |  |
| 0 |  |  |  |  |  |  |  | Internal OCL pulse triggered by BLK (pin 24) | X |
| 1 |  |  |  |  |  |  |  | Internal OCL pulse = Internal BPCP |  |

Table 3. Miscellaneous Register (R9) - $I^{2} C$ Table 3

| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | Function | POR Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :---: |
|  |  |  |  |  |  |  | 0 | Positive Blanking Polarity | x |
|  |  |  |  |  |  |  | 1 | Negative Blanking Polarity | x |
|  |  |  |  |  |  | 0 |  | Soft Blanking = OFF |  |
|  |  |  |  |  |  | 1 |  | Soft Blanking = ON | x |
|  |  |  | 1 | 1 | 1 |  |  | AC Coupling Mode or DC with Cut-off control |  |
|  |  |  | x | 0 | 1 |  |  | DC Coupling Mode (Note 6) | x |
|  |  |  | 0 | x | 0 |  |  | DC Coupling with Feedback Mode | x |
|  | 0 | 0 |  |  |  |  |  | Light Grey on OSD Outputs = OFF |  |
|  | 0 | 1 |  |  |  |  |  | Light Grey on OSD Outputs = ON | x |
|  | 0 | 0 |  |  |  |  |  | Dark Grey on OSD Outputs = OFF |  |
|  | 1 | 0 |  |  |  |  |  | Dark Grey on OSD Outputs = ON |  |
| - |  |  |  |  |  |  |  | Reserved (SOG = OFF) |  |
| - |  |  |  |  |  |  |  | Reserved (SOG = ON) |  |

Note 6: After Power on, the DC coupling mode must be programmed in register 9 by setting bit $2=1$ and bit3 $=0$
Table 4. Bandwidth Adjustment (R13) - $I^{2} \mathrm{C}$ Table 4

| b7 | $\mathbf{b 6}$ | $\mathbf{b 5}$ | $\mathbf{b 4}$ | b3 | b2 | $\mathbf{b 1}$ | b0 | Function | POR Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :---: | :---: |
|  |  |  |  | 1 | 1 | 1 | 1 | 130 MHz | x |
|  |  |  |  | 0 | 1 | 1 | 1 | 100 MHz | x |
|  |  |  |  | 0 | 0 | 0 | 0 | $80 \mathrm{MHz}($ Note 7$)$ |  |
|  |  | 0 | 0 |  |  |  |  | Normal Operation |  |
|  |  | 0 | 1 |  |  |  |  | BW DAC output connected to BLK input (for test) |  |
|  |  | 1 | 0 |  |  |  |  | BW DAC complementary output connected to BLK input <br> (for test) |  |
| 0 | 0 |  |  |  |  |  |  | Active Video Output Inhibited | x |
| 1 | 0 |  |  |  |  |  |  | Active Video Output Validated |  |

Note 7: For applications with $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}>5.5 \mathrm{~ns}$, this register has to be set to 0 (dec).
Figure 11. BPCP and OCL Generation


## 12 INTERNAL SCHEMATICS

Figure 12.


Figure 13.


Figure 14.


Figure 15.


Figure 16


Figure 17.


Figure 18.


Figure 19.


Figure 20.


Figure 21.


Figure 22.


Figure 23. TDA9209/9207 - TDA9533/9530 Demonstration Board: Silk Screen and Trace (scale 1:1)


Figure 24. TDA9209/9207 - TDA9533/9530 Demonstration Board Schematic


## 13 PACKAGE MECHANICAL DATA

24 Pins - Plastic Dip (Shrink))


| Dimensions | Millimeters |  |  | Inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. | Min. | Typ. | Max. |
| A |  |  | 5.08 |  |  | 0.20 |
| A1 | 0.51 |  |  | 0.020 |  |  |
| A2 | 3.05 | 3.30 | 4.57 | 0.120 | 0.130 | 0.180 |
| B | 0.36 | 0.46 | 0.56 | 0.0142 | 0.0181 | 0.0220 |
| B1 | 0.76 | 1.02 | 1.14 | 0.030 | 0.040 | 0.045 |
| C | 0.23 | 0.25 | 0.38 | 0.0090 | 0.0098 | 0.0150 |
| D | 22.61 | 22.86 | 23.11 | 0.890 | 0.90 | 0.910 |
| E | 7.62 |  | 8.64 | 0.30 |  | 0.340 |
| E1 | 6.10 | 6.40 | 6.86 | 0.240 | 0.252 | 0.270 |
| e |  | 1.778 |  |  | 0.070 |  |
| e1 |  | 7.62 |  |  | 0.30 |  |
| e2 |  |  | 10.92 |  |  | 0.430 |
| e3 |  |  | 1.52 |  |  | 0.060 |

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this public ation are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics.
© 2000 STMicroelectronics - All Rights Reserved

Purchase of $I^{2} C$ Components of STMicroelectronics, conveys a license under the Philips $I^{2} C$ Patent. Rights to use these components in $a I^{2} C$ system, is granted provided that the system conforms to the $I^{2} C$ Standard Specifications as defined by Philips.

STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.
http://www .st.com

