INTEGRATED CIRCUITS

DATA SHEET

TDA9852 I²C-bus controlled BTSC stereo/SAP decoder and audio processor

Preliminary specification
File under Integrated Circuits, IC02

1996 Feb 28





TDA9852

FEATURES

- Quasi alignment-free application due to automatic adjustment of channel separation via I²C-bus
- High integration level with automatically tuned integrated filters
- Input level adjustment I2C-bus controlled
- · Alignment-free SAP processing
- · dbx noise reduction circuit
- Power supply
- I²C-bus transceiver.

Stereo decoder

 Stereo pilot PLL circuit with ceramic resonator, automatic adjustment procedure for stereo channel separation, two pilot thresholds selectable via I²C-bus.

Audio processor

- · Selector for internal and external signals (line in)
- Automatic volume level control (control range +6 to -15 dB)
- · Interface for external noise reduction circuits
- Volume control (control range +16 to -71 dB)
- Special loudness characteristic automatically controlled in combination with volume setting (control range 28 dB)
- Audio signal zero crossing detection between any volume step switching
- · Mute control at audio signal zero crossing
- Mute control via I2C-bus.

ORDERING INFORMATION

TYPE NUMBER		PACKAGE			
ITPE NUMBER	NAME	DESCRIPTION	VERSION		
TDA9852	SDIP42	plastic shrink dual in-line package; 42 leads (600 mil)	SOT270-1		



GENERAL DESCRIPTION

The TDA9852 is a bipolar-integrated BTSC stereo decoder with hi-fi audio processor (I²C-bus controlled) for application in TV sets, VCRs and multimedia.

I²C-bus controlled BTSC stereo/SAP decoder and audio processor


TDA9852

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{CC}	supply voltage		8.0	8.5	9.0	V
I _{CC}	supply current		_	75	95	mA
V _{comp(rms)}	input signal voltage (RMS value)	100% modulation L + R; $f_i = 300 \text{ Hz}$	_	250	_	mV
V _{oR,L(rms)}	output signal voltage (RMS value)	100% modulation L + R; f_i = 300 Hz	_	500	_	mV
G _{LA}	input level adjustment control		-3.5	_	+4.0	dB
$\alpha_{ extsf{cs}}$	stereo channel separation	$f_L = 300 \text{ Hz}; f_R = 3 \text{ kHz}$	25	35	_	dB
THD _{L,R}	total harmonic distortion L + R	f _i = 1 kHz	_	0.2	_	%
V _{I, O(rms)}	signal handling (RMS value)	THD < 0.5%	2	_	_	V
AVL	control range		-15	_	+6	dB
G _C	volume control range		-71	_	+16	dB
L _B	maximum loudness boost	f _i = 40 Hz	_	17	_	dB
S/N	signal-to-noise ratio	line out (mono); V _o = 0.5 V (RMS)				
		CCIR noise weighting filter (peak value)	_	60	_	dB
		DIN noise weighting filter (RMS value)	_	73	_	dBA
S/N	signal-to-noise ratio	audio section; V _o = 2 V (RMS); gain = 0 dB				
		CCIR noise weighting filter (peak value)	_	94	_	dB
		DIN noise weighting filter (RMS value)	_	107	_	dBA

TDA9852

BLOCK DIAGRAM



I²C-bus controlled BTSC stereo/SAP decoder and audio processor

TDA9852

Component list

Electrolytic capacitors $\pm 20\%$; foil or ceramic capacitors $\pm 10\%$; resistors $\pm 5\%$; unless otherwise specified; see Fig.1.

COMPONENT	VALUE	TYPE	REMARK
C1	10 μF	electrolytic	63 V
C2	470 nF	foil	
C3	4.7 μF	electrolytic	63 V
C4	220 nF	foil	
C5	10 μF	electrolytic	63 V; I _{leak} < 1.5 μA
C6	2.2 μF	electrolytic	16 V
C7	2.2 μF	electrolytic	63 V
C8	15 nF	foil	±5%
C9	15 nF	foil	±5%
C10	2.2 μF	electrolytic	16 V
C11	8.2 nF	foil or ceramic	±5% SMD 2220/1206
C12	150 nF	foil	±5%
C14	150 nF	foil	±5%
C15	100 μF	electrolytic	16 V
C16	4.7 μF	electrolytic	63 V
C17	4.7 μF	electrolytic	63 V
C18	100 nF	foil	
C19	10 μF	electrolytic	63 V
C20	4.7 μF	electrolytic	63 V
C21	47 nF	foil	±5%
C22	1 μF	electrolytic	63 V
C23	1 μF	electrolytic	63 V
C24	10 μF	electrolytic	63 V ±10%
C25	10 μF	electrolytic	63 V ±10%
C26	2.2 μF	electrolytic	16 V
C27	2.2 μF	electrolytic	63 V
C28	4.7 μF	electrolytic	63 V ±10%
C29	2.2 μF	electrolytic	16 V
C30	8.2 nF	foil or ceramic	±5% SMD 2220/1206
C34	100 μF	electrolytic	16 V
C47	220 μF	electrolytic	25 V
C49	100 nF	foil or ceramic	SMD 1206
R1	2.2 kΩ	_	
R2	20 kΩ	-	
R3	2.2 kΩ	_	
R4	20 kΩ	-	
R5	2.2 kΩ	_	
R6	8.2 kΩ	_	±2%

I²C-bus controlled BTSC stereo/SAP decoder and audio processor

TDA9852

COMPONENT	VALUE	TYPE	REMARK
R7	160 Ω	_	±2%
Q1		CSB503F58	radial leads
		CSB503JF958	alternative as SMD


PINNING

SYMBOL	PIN	DESCRIPTION
OUTL	1	output, left channel
LDL	2	input loudness, left channel
VIL	3	input volume, left channel
EOL	4	output effects, left channel
C _{AV}	5	automatic volume control capacitor
V _{ref}	6	reference voltage 0.5V _{CC}
LIL	7	input line control, left channel
AVL	8	input automatic volume control, left channel
SOL	9	output selector, left channel
LOL	10	output line control, left channel
C _{TW}	11	capacitor timing wideband for dbx
C _{TS}	12	capacitor timing spectral for dbx
C _W	13	capacitor wideband for dbx
C _S	14	capacitor spectral for dbx
VEO	15	variable emphasis output for dbx
VEI	16	variable emphasis input for dbx
C _{NR}	17	capacitor noise reduction for dbx
C _M	18	capacitor mute for SAP
C _{DEC}	19	capacitor DC-decoupling for SAP
GND	20	ground
SDA	21	serial data input/output
SCL	22	serial clock input
V _{CC}	23	supply voltage
COMP	24	composite input signal
V _{CAP}	25	capacitor for electronic filtering of supply
C _{P1}	26	capacitor for pilot detector
C _{P2}	27	capacitor for pilot detector
C _{PH}	28	capacitor for phase detector
C _{ADJ}	29	capacitor for filter adjustment
CER	30	ceramic resonator
C _{MO}	31	capacitor DC-decoupling mono
C _{SS}	32	capacitor DC-decoupling stereo/SAP
LOR	33	output line control, right channel
SOR	34	output selector, right channel

I²C-bus controlled BTSC stereo/SAP decoder and audio processor

TDA9852

SYMBOL	PIN	DESCRIPTION
AVR	35	input automatic volume control, right channel
LIR	36	input line control, right channel
C _{PS2}	37	capacitor 2 pseudo function
C _{PS1}	38	capacitor 1 pseudo function
EOR	39	output effects, right channel
VIR	40	input volume, right channel
LDR	41	input loudness, right channel
OUTR	42	output, right channel



FUNCTIONAL DESCRIPTION

Stereo decoder

INPUT LEVEL ADJUSTMENT

The composite input signal is fed to the input level adjustment stage. The control range is from -3.5 to +4.0 dB in steps of 0.5 dB. The subaddress control 3 of Tables 5 and 6 and the level adjust setting of Table 21 allows an optimum signal adjustment during the set alignment. The maximum input signal voltage is 2 V (RMS).

STEREO DECODER

The output signal of the level adjustment stage is coupled to a low-pass filter which suppresses the baseband noise above 125 kHz. The composite signal is then fed into a pilot detector/pilot cancellation circuit and into the MPX demodulator. The main L + R signal passes a 75 µs fixed de-emphasis filter and is fed into the dematrix circuit. The decoded sub-signal L - R is sent to the stereo/SAP switch. To generate the pilot signal the stereo demodulator uses a PLL circuit including a ceramic resonator. The stereo channel separation is adjusted by an automatic procedure to be performed during set production. For a detailed description see Section "Adjustment procedure". The stereo identification can be read by the I²C-bus (see Table 2). Two different pilot thresholds (data STS = 1; STS = 0) can be selected via the I^2C -bus (see Table 19).

SAP DEMODULATOR

The composite signal is fed from the output of the input level adjustment stage to the SAP demodulator circuit through a 5f $_{\rm H}$ (f $_{\rm H}$ = horizontal frequency) band-pass filter. The demodulator level is automatically controlled. The SAP demodulator includes internal noise and field strength detectors that mute the SAP output in the event of

I²C-bus controlled BTSC stereo/SAP decoder and audio processor

TDA9852

insufficient signal conditions. The SAP identification signal can be read by the I²C-bus (see Table 2).

SWITCH

The stereo/SAP switch feeds either the L-R signal or the SAP demodulator output signal via the internal dbx noise reduction circuit to the dematrix/switching circuit. Table 12 shows the different switch modes provided at the output pins LOR and LOL.

dbx decoder

The circuit includes all blocks required for the noise reduction system in accordance with the BTSC system specification. The output signal is fed through a 73 μs fixed de-emphasis circuit to the dematrix block.

INTEGRATED FILTERS

The filter functions necessary for stereo and SAP demodulation and part of the dbx filter circuits are provided on-chip using transconductor circuits. The required filter accuracy is attained by an automatic filter alignment circuit.

Audio processor

SELECTOR

The selector allows selecting either the internal line out signals LOR or LOL (dematrix output) or the external line in signals LIR and LIL and combines the left and right signals in several modes (see Tables 5 and 6 for subaddress and Table 11 for data). The input signal capability of the line inputs (LIR/LIL) is 2 V (RMS). The output of the selector is AC-coupled to the automatic volume level control circuit via pins SOR/SOL and AVR/AVL to avoid offset voltages.

AUTOMATIC VOLUME LEVEL CONTROL

The automatic volume level stage controls its output voltage to a constant level of typically 200 mV (RMS) from an input voltage range of 0.1 to 1.1 V (RMS). The circuit adjusts variations in modulation during broadcasting and due to changes in the programme material. The function can be switched **off**. To avoid audible 'plops' during the permanent operation of the AVL circuit a soft blending scheme has been applied between the different gain stages. A capacitor (4.7 $\mu F)$ at pin C_{AV} determines the attack and decay time constants. In addition the ratio of attack and decay time can be changed via I^2C -bus (see Table 15). At power **on**, the discharged 4.7 μF capacitor at C_{AV} must be loaded by the internal decay

current. If AVL is chosen, this would result in an attenuated AVL gain for about 10 seconds after power **on**. This can be speeded up by choosing via I²C-bus an increased charge current (about 10 times higher) for about the first 2 seconds after power **on** (see Table 6, CCD bit in control 1 and Table 18).

EFFECTS

The audio processor section offers the following mode selections: linear stereo, pseudo stereo, spatial stereo and forced mono. The spatial mode provides an antiphase crosstalk of 30% or 52% (switchable via I²C-bus; see Table 10).

VOLUME/LOUDNESS

The volume control range is from +16 dB to -71 dB in steps of 1 dB and ends with a mute step (see Table 8). Balance control is achieved by the independent volume control of each channel. The volume control blocks operate in combination with the loudness control. The filter is linear when maximum gain for volume control is selected. The filter characteristic changes automatically over a range of 28 dB down to a setting of -12 dB. At -12 dB volume control the maximum loudness boost is obtained. The filter characteristic is determined by external components. The proposed application provides a maximum boost of 17 dB for bass and 4.5 dB for treble. The loudness may be switched **on** or **off** via I²C-bus control (see Table 9). The left and right volume control stages include two independent zero crossing detectors. A change in volume is automatically activated but not executed. The execution is enabled at the next zero crossing of the signal. If a new volume step is activated before the previous one has been processed, the previous value will be executed first, and then the new value will be activated. If no zero crossing occurs the next volume transmission will enforce the last activated volume setting.

The zero crossing is realized between adjoining steps and between any steps, but not from any step to mute. In this case the GMU bit is needed to use. In case only one channel has to be muted, two steps are necessary. The first step is a transmission of any step to -71 dB and the second step is the -71 dB step to mute mode. The step of -71 dB to mute mode has no zero crossing but this is not relevant.

MUTE

The mute function can be activated independently with last step of volume control at the left or right output. By setting the general mute bit GMU via the I²C-bus all outputs are

I²C-bus controlled BTSC stereo/SAP decoder and audio processor

TDA9852

muted. All channels include an independent zero cross detector. The zero crossing mute feature can be selected via bit TZCM:

TZCM = 0: forced mute with direct execution

TZCM = 1: execution in time with signal zero crossing.

In the zero cross mode a change in the GMU polarity is activated but not executed. The execution is enabled at the next zero crossing of the signal. To avoid a large delay of mute switching, when very low frequencies are processed, or the output signal amplitude is lower than the DC offset voltage, the following I²C-bus transmissions are needed:

- a first transmission for mute execution
- a second transmission about 100 ms later, which must switch the zero crossing mode to forced mute (TZCM = 0)
- a third transmission to reactivate the zero crossing mode (TZCM = 1). This transmission can take place immediately, but must follow before the next mute execution.

Adjustment procedure

COMPOSITE INPUT LEVEL ADJUSTMENT

Feed in from FM demodulator the composite signal with 100% modulation (25 kHz deviation) L + R; f_i = 300 Hz. Set input level control via I²C-bus monitoring line out (500 mV \pm 20 mV). Store the setting in a non-volatile memory.

AUTOMATIC ADJUSTMENT PROCEDURE

- Capacitors of external inputs LIL and LIR must be grounded at EIL and EIR
- Composite input signal L = 300 Hz, R = 3.1 kHz, 14% modulation for each channel; volume gain +16 dB via I²C-bus
- Effects, AVL, loudness off.

 Line out setting bits: STEREO = 1, SAP = 0 (see Table 12)

- Selector setting SC0, SC1, SC2 = 0, 0, 0 (see Table 11)
- Start adjustment by transmission ADJ = 1 in register ALI3; the decoder will align itself
- After 1 second minimum stop alignment by transmitting ADJ = 0 in register ALI3 read the alignment data by an I²C-bus read operation from ALR1 and ALR2 (see Chapter "I²C-bus protocol") and store it in a non-volatile memory; the alignment procedure overwrites the previous data stored in ALI1 and ALI2
- Disconnect the capacitors of external inputs from ground.

MANUAL ADJUSTMENT

Manual adjustment is necessary when no dual tone generator is available (e.g. for service).

- Spectral and wideband data have to be set to 10000 (middle position for adjustment range)
- Composite input L = 300 Hz; 14% modulation
- · Adjust channel separation by varying wideband data
- Composite input L = 3 kHz; 14% modulation
- Adjust channel separation by varying spectral data
- Iterative spectral/wideband operation for optimum adjustment
- Store data in non-volatile memory.

TIMING CURRENT FOR RELEASE RATE

Due to possible internal and external spreading, the timing current can be adjusted via I²C-bus, see Table 20, as recommended by dbx.

I²C-bus controlled BTSC stereo/SAP decoder and audio processor

TDA9852

Requirements for the composite input signal to ensure correct system performance

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
COMP _{L+R(rms)}	composite input level for 100% modulation L + R (25 kHz deviation); RMS value; f _i = 300 Hz	measured at COMP	162	250	363	mV
ΔCOMP	composite input level spreading under operating conditions	T _{amb} = -20 to +70 °C; aging; power supply influence	-0.5	_	+0.5	dB
Zo	output impedance	note 1	_	low-ohmic	5	kΩ
f _{lf}	low frequency roll-off	25 kHz deviation L + R; –2 dB	_	_	5	Hz
f _{hf}	high frequency roll-off	25 kHz deviation L + R; –2 dB	100	_	_	kHz
THD _{L,R}	total harmonic distortion L + R	f _i = 1 kHz; 25 kHz deviation	_	_	0.5	%
		f _i = 1 kHz; 125 kHz deviation; note 2	_	-	1.5	%
S/N	signal-to-noise ratio L + R/noise	CCIR 468-2 weighted quasi peak; L + R; 25 kHz deviation; $f_i = 1$ kHz; 75 μ s de-emphasis				
		critical picture modulation; note 3	44	_	_	dB
		with sync only	54	_	_	dB
α_{SB}	side band suppression mono into unmodulated SAP carrier; SAP carrier/side band	mono signal: 25 kHz deviation, f _i = 1 kHz; side band: SAP carrier frequency ±1 kHz	46	_	-	dB
α_{SP}	spectral spurious attenuation L + R/spurious	50 Hz to 100 kHz; mainly $n \times f_H$; no de-emphasis; L + R; 25 kHz deviation, f = 1 kHz as reference				
		n = 1, 5	35	_	_	dB
		n = 4, 6	40	_	_	dB
		n = 2, 3	26	_	-	dB

Notes

- 1. Low-ohmic preferred, otherwise the signal loss and spreading at COMP, caused by Z_O and the composite input impedance (see Chapter "Characteristics", Section "Input level adjustment control") must be taken into account.
- 2. In order to prevent clipping at over-modulation (maximum deviation in the BTSC system for 100% modulation is 73 kHz).
- 3. For example colour bar or flat field white; 100% video modulation.

I²C-bus controlled BTSC stereo/SAP decoder and audio processor

TDA9852

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _{CC}	supply voltage	0	9.5	V
V _n	voltage of all other pins to pin V _{CC}	0	V _{CC}	V
T _{amb}	operating ambient temperature	-20	+70	°C
T _{stg}	storage temperature	-65	+150	°C
V _{es}	electrostatic handling; note 1			

Note

1. Human body model: C = 100 pF; $R = 1.5 \text{ k}\Omega$; V = 2 kV; Charge device model: C = 200 pF; $R = 0 \Omega$; V = 300 V.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R _{th j-a}	thermal resistance from junction to ambient in free air	43	K/W

1996 Feb 28

I²C-bus controlled BTSC stereo/SAP decoder and audio processor

TDA9852

CHARACTERISTICS

All voltages are measured relative to GND; V_{CC} = 8.5 V; R_s = 600 Ω ; R_L = 10 k Ω ; C_L = 2.5 nF; AC-coupled; f_i = 1 kHz; T_{amb} = 25 °C; gain control G_v = 0 dB; balance in mid position; loudness **off**; see Fig.1; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
General				-	-1	'
V _{CC}	supply voltage		8.0	8.5	9.0	V
I _{CC}	supply current		_	75	95	mA
V _{ref}	internal reference voltage at pin V _{ref}		_	4.25	_	V
Input level a	idjustment control		•		•	•
G _{LA}	input level adjustment control		-3.5	_	+4.0	dB
G _{step}	step resolution		_	0.5	_	dB
V _{i(rms)}	maximum input voltage level (RMS value)		2	_	_	V
Zi	input impedance		29.5	35	40.5	kΩ
Stereo deco	der					
MPX _{L+R(rms)}	input voltage level for 100% modulation L + R; 25 kHz deviation (RMS value)	input level adjusted via I ² C-bus (L + R; f _i = 300 Hz); monitoring LINE OUT	_	250	_	mV
MPX _{L-R}	input voltage level for 100% modulation L – R; 50 kHz deviation (peak value)		_	707	-	mV
MPX _(max)	maximum headroom for L + R, L, R	f _{mod} < 15 kHz; THD < 15%	9	-	-	dB
MPX _{pilot(rms)}	nominal stereo pilot voltage level (RMS value)		_	50	-	mV
ST _{on(rms)}	pilot threshold voltage stereo	data STS = 1	_	_	35	mV
	on (RMS value)	data STS = 0	_	_	30	mV
ST _{off(rms)}	pilot threshold voltage stereo	data STS = 1	15	_	_	mV
	off (RMS value)	data STS = 0	10	_	_	mV
Hys	hysteresis		_	2.5	_	dB
OUT _{L+R}	output voltage level for 100% modulation L + R at LINE OUT	input level adjusted via I^2 C-bus (L + R; f_i = 300 Hz); monitoring LINE OUT	480	500	520	mV
$\alpha_{ extsf{cs}}$	stereo channel separation L/R at LINE OUT	aligned with dual tone 14% modulation for each channel; see Section "Adjustment procedure" in Chapter "Functional description"				
		$f_L = 300 \text{ Hz}; f_R = 3 \text{ kHz}$	25	35	_	dB
		$f_L = 300 \text{ Hz}; f_R = 8 \text{ kHz}$	20	30	-	dB
		$f_L = 300 \text{ Hz}; f_R = 10 \text{ kHz}$	15	25	_	dB

I²C-bus controlled BTSC stereo/SAP decoder and audio processor

TDA9852

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
f _{L, R}	L, R frequency response	14% modulation; f _{ref} = 300 Hz L or R				
		f _i = 50 Hz to 10 kHz	-3	_	_	dB
		f _i = 12 kHz	_	-3	_	dB
$THD_{L,R}$	total harmonic distortion L, R at LINE OUT	modulation L or R 1% to 100%; $f_i = 1 \text{ kHz}$	_	0.2	1.0	%
S/N	signal-to-noise ratio	mono mode; CCIR 468-2 weighted; quasi peak; 500 mV output signal	50	60	-	dB
Stereo deco	oder, oscillator (VCXO); note 1		•	·		•
f _o	nominal VCXO output frequency (32f _H)	with nominal ceramic resonator	_	503.5	_	kHz
f _{of}	spread of free-running frequency	with nominal ceramic resonator	500.0	_	507.0	kHz
Δf_{H}	capture range frequency (nominal pilot)		±190	±265	_	Hz
SAP demod	dulator; note 2			•		•
SAP _{i(rms)}	nominal SAP carrier input voltage level (RMS value)	15 kHz frequency deviation of intercarrier	_	150	_	mV
SAP _{on(rms)}	threshold voltage SAP on (RMS value)		_	_	85	mV
SAP _{off(rms)}	threshold voltage SAP off (RMS value)		35	_	-	mV
SAP _{hys}	hysteresis		_	2	_	dB
SAP _{LEV}	SAP output voltage level at LINE OUT	mode selector in position SAP/SAP; f _{mod} = 300 Hz; 100% modulation	_	500	-	mV
f _{res}	frequency response	14% modulation; 50 Hz to 8 kHz; f _{ref} = 300 Hz	-3	_	-	dB
THD	total harmonic distortion	f _i = 1 kHz	_	0.5	2.0	%

I²C-bus controlled BTSC stereo/SAP decoder and audio processor

TDA9852

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
LINE OUT a	nt pins LOL and LOR		.!		!	
$V_{o(rms)}$	nominal output voltage (RMS value)	100% modulation	_	500	_	mV
HEADo	output headroom		9	_	_	dB
Z _o	output impedance		_	80	120	Ω
Vo	DC output voltage		0.45V _{CC}	0.5V _{CC}	0.55V _{CC}	V
R _L	output load resistance		5	_	_	kΩ
C _L	output load capacitance		_	_	2.5	nF
α_{ct}	crosstalk L, R into SAP	100% modulation; f _i = 1 kHz; L or R; mode selector switched to SAP/SAP	50	75	-	dB
	crosstalk SAP into L, R	100% modulation; f _i = 1 kHz; SAP; mode selector switched to stereo	50	70	-	dB
$\Delta V_{ST\text{-SAP}}$	output voltage difference if switched from L, R to SAP	250 Hz to 6.3 kHz	_	_	3	dB
dbx noise r	eduction circuit					
t _{adj}	stereo adjustment time	see Section "Adjustment procedure" in Chapter "Functional description"	_	_	1	s
I _s	nominal timing current for nominal release rate of spectral RMS detector	I _s can be measured at pin C _{TS} via current meter connected to $^{1}_{2}$ V _{CC} + 1 V	_	24	-	μΑ
ΔI_S	spread of timing current		-15	_	+15	%
I _{s range}	timing current range	7 steps via I ² C-bus	_	±30	_	%
I _t	timing current for release rate of wideband RMS detector		_	1/ ₃ I _s	_	μΑ
Rel _{rate}	nominal RMS detector release rate	nominal timing current and external capacitor values				
		wideband	_	125	_	dB/s
		spectral	_	381	_	dB/s

I²C-bus controlled BTSC stereo/SAP decoder and audio processor

TDA9852

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Circuit sect	ion from pins LIL and LIR to pi	ns OUTL and OUTR; note 3				'
В	roll-off frequencies	$C_6, C_7, C_{10}, C_{26}, C_{27}$ and $C_{29} = 2.2 \ \mu F; \ Z_i = Z_{i \ min}$				
		low frequency (-3 dB)	_	_	20	Hz
		high frequency (-0.5 dB)	20	_	_	kHz
THD	total harmonic distortion	V _i = 1000 mV; G _v = 0 dB; AVL on	_	0.2	0.5	%
		V _i = 2000 mV; G _v = 0 dB; AVL on	_	0.2	0.5	%
		V _i = 1000 mV; G _v = 0 dB; AVL off	_	0.02	_	%
	V _i = 2000 mV; G _v = 0 dB; AVL off	_	0.02	_	%	
RR	ripple rejection	$V_{r (rms)} < 200 \text{ mV}; f_i = 100 \text{ Hz}$	47	50	_	dB
α_{ct}	crosstalk between bus inputs and signal outputs	notes 4 and 5	_	110	_	dB
V _{no}	noise output voltage	CCIR 468-2 weighted; quasi peak; AVL off ; loudness off ; $G_v = 0$ dB	-	40	80	μV
		measured in dBA; AVL off ; loudness off ; G _v = 0 dB	_	8	_	μV
α_{cs}	channel separation	$V_i = 1 V$; $f_i = 1 kHz$	75	_	_	dB
		V _i = 1 V; f _i = 12.5 kHz	75	_	_	dB
Effect contr	rols			•	•	_
α _{spat1}	anti-phase crosstalk by spatial		_	52	_	%
α_{spat2}	effect		_	30	_	%
φ	phase shift by pseudo-stereo	see Fig.3	_	_	_	_

I²C-bus controlled BTSC stereo/SAP decoder and audio processor

TDA9852

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Automatic v	volume level control (AVL)		!	-	-	!
Z _i	input impedance		8.8	11.0	13.2	kΩ
V _{i(rms)}	maximum input voltage (RMS value)	THD < 0.2%	2	tbf	_	V
G _v	gain, maximum boost		5	6	7	dB
	maximum attenuation		14	15	16	dB
G _{step}	equivalent step width between the input stages (soft switching system)		_	1.5	_	dB
V _{iop(rms)}	input level at maximum boost (RMS value)		_	0.1	_	V
	input level at maximum attenuation (RMS value)		_	1.125	_	V
V _{o(rms)}	output level in AVL operation (RMS value)	see Fig.4	160	200	250	mV
V _{DC OFF}	DC offset between different gain steps	voltage at pin C _{AV} 6.50 to 6.33 V or 6.33 to 6.11 V or 6.11 to 5.33 V or 5.33 to 2.60 V; note 6	_	_	6	mV
R _{att}	discharge resistors for attack	AT1 = 0; AT2 = 0; note 7	340	420	520	Ω
	time constant	AT1 = 1; AT2 = 0; note 7	590	730	910	Ω
		AT1 = 0; AT2 = 1; note 7	0.96	1.2	1.5	kΩ
		AT1 = 1; AT2 = 1; note 7	1.7	2.1	2.6	kΩ
I _{dec}	charge current for decay time	normal mode; CCD = 0; note 8	1.6	2.0	2.4	μΑ
		power- on speed-up; CCD = 1; note 8	_	tbf	_	μΑ
Selector fro	om pins LOL, LOR, LIL and LIR	to pins SOL and SOR				
Z _i	input impedance		16	20	24	kΩ
α_s	input isolation of one selected	$V_i = 1 V$; $f_i = 1 kHz$	86	96	_	dB
	source to the other input	V _i = 1 V; f _i = 12.5 kHz	80	96	_	dB
V _{i(rms)}	maximum input voltage (RMS value)	THD < 0.5%	2	2.3	_	V
V _{DC OFF}	DC offset voltage at selector output by selection of any inputs		-	_	25	mV
Z _o	output impedance		_	80	120	Ω
R _L	output load resistance		5	_	_	kΩ
C _L	output load capacitance		0	_	2.5	nF
G _v	voltage gain, selector		_	0	_	dB

I²C-bus controlled BTSC stereo/SAP decoder and audio processor

TDA9852

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Audio conti	rol part; input pins VIL and VIR	to pins OUTX and OUTS	,	1	'	!
Zi	volume input impedance		8.0	10.0	12.0	kΩ
Z _o	output impedance		_	80	120	Ω
R_L	output load resistance		5	_	_	kΩ
C _L	output load capacitance		0	_	2.5	nF
V _{i(rms)}	maximum input voltage (RMS value)	THD < 0.5%	2.0	2.15	_	V
V _{no}	noise output voltage	CCIR 468-2 weighted; quasi peak				
		$G_v = 16 \text{ dB}$	_	110	220	μV
		$G_v = 0 dB$	_	33	50	μV
		mute position	_	10	_	μV
G _c	total continuous control range	maximum boost	_	16	_	dB
		maximum attenuation	_	71	_	dB
G _{step}	step resolution		_	1	_	dB
	step error between adjoining step		_	_	0.5	dB
ΔG_a	attenuator set error	$G_v = +16 \text{ to } -50 \text{ dB}$	_	_	2	dB
		$G_v = -51 \text{ to } -71 \text{ dB}$	_	_	3	dB
ΔG_L	gain tracking error	$G_v = +16 \text{ to } -50 \text{ dB}$	_	_	2	dB
α_{m}	mute attenuation		80	_	_	dB
$V_{DC\ OFF}$	DC step offset between any	$G_v = +16 \text{ to } 0 \text{ dB}$	_	0.2	10.0	mV
	adjacent step	$G_v = 0 \text{ to } -71 \text{ dB}$	_	_	5	mV
	DC step offset between any	$G_v = +16 \text{ to } +1 \text{ dB}$	_	2	15	mV
	step to mute	$G_v = 0 \text{ to } -71 \text{ dB}$	_	1	10	mV
Loudness of	control part					
L _B	maximum loudness boost	loudness on; referred to loudness off; boost is determined by external components; see Fig.5				
		f _i = 40 Hz	_	17	_	dB
		f _i = 10 kHz	_	4.5	_	dB
L _G	loudness control range		-12	_	+16	
Muting at p	ower supply drop for OUTR an	d OUTS				
V _{CC-DROP}	supply drop for mute active		_	V _{CAP} - 0.7	7 –	V
Power-on re	eset; note 9	•		•	•	•
V _{RESET(STA)}	start of reset voltage	increasing supply voltage	_	_	2.5	V
. ,		decreasing supply voltage	4.2	5	5.8	V
V _{RESET(END)}	end of reset voltage	increasing supply voltage	5.2	6	6.8	V

I²C-bus controlled BTSC stereo/SAP decoder and audio processor

TDA9852

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Digital part (I ² C-bus pins); note 10						
V _{IH}	HIGH level input voltage		3	_	V _{CC}	V
V _{IL}	LOW level input voltage		-0.3	_	+1.5	V
I _{IH}	HIGH level input current		-10	_	+10	μΑ
I _{IL}	LOW level input current		-10	_	+10	μΑ
V _{OL}	LOW level output voltage	I _{IL} = 3 mA	_	_	+0.4	V

Notes to the characteristics

- 1. The oscillator is designed to operate together with MURATA resonator CSB503F58. Change of the resonator supplier is possible, but the resonator specification must be close to CSB503F58.
- The internal SAP carrier level is determined by the composite input level and the level adjustment gain. 2.
- Frequency range 20 Hz to 20 kHz; select in to input line control; effects: linear stereo.
- Crosstalk: 20 $\log \frac{V_{bus(p-p)}}{V_{o(rms)}}$
- 5. The transmission contains:
 - a) Total initialization with MAD and SAD for volume and 11 DATA words, see also definition of characteristics
 - b) Clock frequency = 50 kHz
 - c) Repetition burst rate = 400 Hz
 - d) Maximum bus signal amplitude = 5 V (p-p).
- 6. The listed pin voltage corresponds with typical gain steps of +6 dB, +3 dB, 0 dB, -6 dB and -15 dB.
- 7. Attack time constant = $C_{AV} \times R_{att}$.

Decay time =
$$\frac{C_{AV} \times 0.76 \text{ V} \left(10^{\frac{-G_1}{20}} - 10^{\frac{-G_2}{20}}\right)}{I_{dec}}$$

Example: C_{AV} = 4.7 μ F; I_{dec} = 2 μ A; G_1 = -9 dB; G_2 = +6 dB \rightarrow decay time results in 4.14 s.

- 9. When reset is active the GMU-bit (general mute) and the LMU-bit (LINE OUT mute) is set and the I²C-bus receiver is in the reset position.
- 10. The AC characteristics are in accordance with the I²C-bus specification. The maximum clock frequency is 100 kHz. Information about the I²C-bus can be found in the brochure "The I²C-bus and how to use it" (order number 9398 393 40011).

1996 Feb 28 18

I²C-bus controlled BTSC stereo/SAP decoder and audio processor

TDA9852

I²C-BUS PROTOCOL

I²C-bus format to read (slave transmits data)

S	SLAVE ADDRESS	R/W	Α	DATA	MA	DATA	Р]
---	---------------	-----	---	------	----	------	---	---

Table 1 Explanation of I²C-bus format to read (slave transmits data)

NAME	DESCRIPTION
S	START condition; generated by the master
Standard SLAVE ADDRESS (MAD)	101 101 1
R/W	1 (read); generated by the master
Α	acknowledge; generated by the slave
DATA	slave transmits an 8-bit data word
MA	acknowledge; generated by the master
Р	STOP condition; generated by the master

Table 2 Definition of the transmitted bytes after read condition

FUNCTION	ВҮТЕ	MSB							LSB
	DIIE	D7	D6	D5	D4	D3	D2	D1	D0
Alignment read 1	ALR1	Υ	SAPP	STP	A14	A13	A12	A11	A10
Alignment read 2	ALR2	Υ	SAPP	STP	A24	A23	A22	A21	A20

Table 3 Function of the bits in Table 2

BITS	FUNCTION
STP	stereo pilot identification (stereo received = 1)
SAPP	SAP pilot identification (SAP received = 1)
A1X to A2X	stereo alignment read data
A1X	for wideband expander
A2X	for spectral expander
Υ	indefinite

The master generates an acknowledge when it has received the first data word ALR1, then the slave transmits the next data word ALR2. Afterwards the master generates an acknowledge, then the slave begins transmitting the first data word ALR1 etc. until the master generates no acknowledge and transmits a STOP condition.

I²C-bus controlled BTSC stereo/SAP decoder and audio processor

TDA9852

I²C-bus format to write (slave receives data)

S	SLAVE ADDRESS	R/W	Α	SUBADDRESS	Α	DATA	Α	Р	
---	---------------	-----	---	------------	---	------	---	---	--

Table 4 Explanation of I²C-bus format to write (slave receives data)

NAME	DESCRIPTION
S	START condition
Standard SLAVE ADDRESS (MAD)	101 101 1
R/W	0 (write)
Α	acknowledge; generated by the slave
SUBADDRESS (SAD)	see Table 5
DATA	see Table 6
Р	STOP condition

If more than 1 byte of DATA is transmitted, then auto-increment is performed, starting from the transmitted subaddress and auto-increment of subaddress in accordance with the order of Table 5 is performed.

Table 5 Subaddress second byte after MAD

FUNCTION	REGISTER	MSB	MSB							
FUNCTION	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	
Volume right	VR	0	0	0	0	0	0	0	0	
Volume left	VL	0	0	0	0	0	0	0	1	
Control 1 (note 1)	CON1	0	0	0	0	0	1	0	1	
Control 2	CON2	0	0	0	0	0	1	1	0	
Control 3	CON3	0	0	0	0	0	1	1	1	
Alignment 1	ALI1	0	0	0	0	1	0	0	0	
Alignment 2	ALI2	0	0	0	0	1	0	0	1	
Alignment 3	ALI3	0	0	0	0	1	0	1	0	

Note

1. In auto-increment mode it is necessary to insert 3 dummy data words between volume left and control 1.

Table 6 Definition of third byte, third byte after MAD and SAD

FUNCTION	REGISTER	MSB							
FUNCTION	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0
Volume right	VR	0	VR6	VR5	VR4	VR3	VR2	VR1	VR0
Volume left	VL	0	VL6	VL5	VL4	VL3	VL2	VL1	VL0
Control 1	CON1	GMU	AVLON	LOFF	CCD	0	SC2	SC1	SC0
Control 2	CON2	SAP	STEREO	TZCM	1	LMU	EF2	EF1	EF0
Control 3	CON3	0	0	0	0	L3	L2	L1	L0
Alignment 1	ALI1	0	0	0	A14	A13	A12	A11	A10
Alignment 2	ALI2	STS	0	0	A24	A23	A22	A21	A20
Alignment 3	ALI3	ADJ	AT1	AT2	0	1	TC2	TC1	TC0

I²C-bus controlled BTSC stereo/SAP decoder and audio processor

TDA9852

Table 7 Function of the bits in Table 6

BITS	FUNCTION
VR0 to VR6	volume control right
VL0 to VL6	volume control left
GMU	mute control for all outputs (generate mute)
AVLON	AVL on/off
CCD	increased AVL decay current on/off
LOFF	switch loudness on/off
SC0 to SC2	selection between line in and line out
STEREO, SAP	mode selection for line out
TZCM	zero cross mode in mute operation (right and left output stage)
LMU	mute control for line out
EF0 to EF2	selection between mono, stereo linear, spatial stereo and pseudo mode
L0 to L3	input level adjustment
ADJ	stereo adjustment on/off
A1X to A2X	stereo alignment data
A1X	for wideband expander
A2X	for spectral expander
AT1 and AT2	attack time at AVL
TC0 to TC2	timing current alignment data
STS	stereo level switch

Table 8 Volume setting

FUNCTION	DATA						
G _v (dB)	V6	V5	V4	V3	V2	V1	V0
16	1	1	1	1	1	1	1
15	1	1	1	1	1	1	0
14	1	1	1	1	1	0	1
13	1	1	1	1	1	0	0
12	1	1	1	1	0	1	1
11	1	1	1	1	0	1	0
10	1	1	1	1	0	0	1
9	1	1	1	1	0	0	0
8	1	1	1	0	1	1	1
7	1	1	1	0	1	1	0
6	1	1	1	0	1	0	1
5	1	1	1	0	1	0	0
4	1	1	1	0	0	1	1
3	1	1	1	0	0	1	0
2	1	1	1	0	0	0	1
1	1	1	1	0	0	0	0

TDA9852

FUNCTION				DATA			
G _v (dB)	V6	V5	V4	V3	V2	V1	V0
0	1	1	0	1	1	1	1
–1	1	1	0	1	1	1	0
-2	1	1	0	1	1	0	1
-3	1	1	0	1	1	0	0
-4	1	1	0	1	0	1	1
-5	1	1	0	1	0	1	0
-6	1	1	0	1	0	0	1
-7	1	1	0	1	0	0	0
-8	1	1	0	0	1	1	1
-9	1	1	0	0	1	1	0
-10	1	1	0	0	1	0	1
-11	1	1	0	0	1	0	0
-12	1	1	0	0	0	1	1
-13	1	1	0	0	0	1	0
-14	1	1	0	0	0	0	1
–15	1	1	0	0	0	0	0
-16	1	0	1	1	1	1	1
-17	1	0	1	1	1	1	0
-18	1	0	1	1	1	0	1
-19	1	0	1	1	1	0	0
-20	1	0	1	1	0	1	1
-21	1	0	1	1	0	1	0
-22	1	0	1	1	0	0	1
-23	1	0	1	1	0	0	0
-24	1	0	1	0	1	1	1
-25	1	0	1	0	1	1	0
-26	1	0	1	0	1	0	1
-27	1	0	1	0	1	0	0
-28	1	0	1	0	0	1	1
-29	1	0	1	0	0	1	0
-30	1	0	1	0	0	0	1
-31	1	0	1	0	0	0	0
-32	1	0	0	1	1	1	1
-33	1	0	0	1	1	1	0
-34	1	0	0	1	1	0	1
-35	1	0	0	1	1	0	0
-36	1	0	0	1	0	1	1
-37	1	0	0	1	0	1	0
-38	1	0	0	1	0	0	1

I²C-bus controlled BTSC stereo/SAP decoder and audio processor

TDA9852

FUNCTION	DATA						
G _v (dB)	V6	V5	V4	V3	V2	V1	V0
-39	1	0	0	1	0	0	0
-40	1	0	0	0	1	1	1
-41	1	0	0	0	1	1	0
-42	1	0	0	0	1	0	1
-43	1	0	0	0	1	0	0
-44	1	0	0	0	0	1	1
-45	1	0	0	0	0	1	0
-46	1	0	0	0	0	0	1
-47	1	0	0	0	0	0	0
-48	0	1	1	1	1	1	1
-49	0	1	1	1	1	1	0
-50	0	1	1	1	1	0	1
-51	0	1	1	1	1	0	0
-52	0	1	1	1	0	1	1
-53	0	1	1	1	0	1	0
-54	0	1	1	1	0	0	1
-55	0	1	1	1	0	0	0
-56	0	1	1	0	1	1	1
-57	0	1	1	0	1	1	0
-58	0	1	1	0	1	0	1
-59	0	1	1	0	1	0	0
-60	0	1	1	0	0	1	1
-61	0	1	1	0	0	1	0
-62	0	1	1	0	0	0	1
-63	0	1	1	0	0	0	0
-64	0	1	0	1	1	1	1
-65	0	1	0	1	1	1	0
-66	0	1	0	1	1	0	1
-67	0	1	0	1	1	0	0
-68	0	1	0	1	0	1	1
-69	0	1	0	1	0	1	0
-70	0	1	0	1	0	0	1
-71	0	1	0	1	0	0	0
Mute	0	1	0	0	1	1	1

I²C-bus controlled BTSC stereo/SAP decoder and audio processor

TDA9852

Table 9 Loudness setting

CHARACTERISTIC	DATA LOFF
With loudness	0
Linear	1

Table 10 Effects setting

FUNCTION	DATA			
FUNCTION	EF2	EF1	EF0	
Stereo linear on	0	0	0	
Pseudo on	0	0	1	
Spatial stereo; 30% anti-phase crosstalk	0	1	0	
Spatial stereo; 50% anti-phase crosstalk	0	1	1	
Forced mono	1	1	1	

Table 11 Selector setting

FUNCTION ⁽¹⁾	DATA			
FUNCTION	SC2	SC1	SC0	
Inputs LOR and LOL	0	0	0	
Inputs LOR and LOR	0	0	1	
Inputs LOL and LOL	0	1	0	
Inputs LOL and LOR	0	1	1	
Inputs LIR and LIL	1	0	0	
Inputs LIR and LIR	1	0	1	
Inputs LIL and LIL	1	1	0	
Inputs LIL and LIR	1	1	1	

Note

1. Input connected to outputs SOR and SOL.

Table 12 Switch setting at line out

LINE OUT SIGNALS AT		DATA	SETTING BITS		
LOL	LOR	TRANSMISSION STATUS INTERNAL SWITCH, READABLE BITS: STP, SAPP	STEREO	SAP	
SAP	SAP	SAP received	1	1	
Mute	mute	no SAP received	1	1	
Left	right	STEREO received	1	0	
Mono	mono	no STEREO received	1	0	
Mono	SAP	SAP received	0	1	
Mono	mute	no SAP received	0	1	
Mono	mono	independent	0	0	

Table 13 Zero cross detection setting

FUNCTION	DATA TZCM
Direct mute control	0
Mute control delayed until the next zero crossing	1

Table 14 Mute setting

FUNCTION	DATA GMU	FUNCTION	DATA LMU
Forced mute at OUTR, OUTL and OUTS	1	forced mute at LOR and LOL	1
Audio processor controlled outputs	0	stereo processor controlled outputs	0

I²C-bus controlled BTSC stereo/SAP decoder and audio processor

TDA9852

Table 15 AVL attack time

FUNCTION	DATA		
FUNCTION	AT1	AT2	
$R_{att} = 420 \Omega$	0	0	
$R_{att} = 730 \Omega$	1	0	
$R_{att} = 1200 \Omega$	0	1	
$R_{att} = 2100 \Omega$	1	1	

Table 16 ADJ bit setting

FUNCTION	DATA
Stereo decoder operation mode	0
Auto adjustment of channel separation	1

Table 17 AVLON bit setting

FUNCTION	DATA
Automatic volume control off	0
Automatic volume control on	1

Table 18 CCD bit setting

FUNCTION	DATA
Load current for normal AVL decay time	0
Increased load current	1

Table 19 STS bit setting (pilot threshold stereo on)

FUNCTION	DATA
$ST_{on} \le 35 \text{ mV}$	1
ST _{on} ≤ 30 mV	0

Table 20 Timing current setting

FUNCTION	DATA					
I _S RANGE	TC2	TC1	TC0			
+30%	1	0	0			
+20%	1	0	1			
+10%	1	1	0			
Nominal	0	1	1			
-10%	0	1	0			
-20%	0	0	1			
-30%	0	0	0			

Table 21 Level adjust setting

GL		DA	TA	
(dB)	L3	L2	L1	L0
+4.0	1	1	1	1
+3.5	1	1	1	0
+3.0	1	1	0	1
+2.5	1	1	0	0
+2.0	1	0	1	1
+1.5	1	0	1	0
+1.0	1	0	0	1
+0.5	1	0	0	0
0.0	0	1	1	1
-0.5	0	1	1	0
-1.0	0	1	0	1
−1.5	0	1	0	0
-2.0	0	0	1	1
-2.5	0	0	1	0
-3.0	0	0	0	1
-3.5	0	0	0	0

I²C-bus controlled BTSC stereo/SAP decoder and audio processor

TDA9852

Table 22 Alignment data for expander in read register ALR1 and ALR2 and in write register ALI1 and ALI2

	DATA					
FUNCTION	D4 AX4	D3 AX3	D2 AX2	D1 AX1	D0 AX0	
Gain increase	1	1	1	1	1	
	1	1	1	1	0	
	1	1	1	0	1	
	1	1	1	0	0	
	1	1	0	1	1	
	1	1	0	1	0	
	1	1	0	0	1	
	1	1	0	0	0	
	1	0	1	1	1	
	1	0	1	1	0	
	1	0	1	0	1	
	1	0	1	0	0	
	1	0	0	1	1	
	1	0	0	1	0	
	1	0	0	0	1	
Nominal gain	1	0	0	0	0	
	0	1	1	1	1	
Gain decrease	0	1	1	1	0	
	0	1	1	0	1	
	0	1	1	0	0	
	0	1	0	1	1	
	0	1	0	1	0	
	0	1	0	0	1	
	0	1	0	0	0	
	0	0	1	1	1	
	0	0	1	1	0	
	0	0	1	0	1	
	0	0	1	0	0	
	0	0	0	1	1	
	0	0	0	1	0	
	0	0	0	0	1	
	0	0	0	0	0	

I²C-bus controlled BTSC stereo/SAP decoder and audio processor

TDA9852






Table 23 Explanation of curves in Fig.3

CURVE	CAPACITANCE AT PIN 38 (nF)	CAPACITANCE AT PIN 37 (nF)	EFFECT
1	15	15	normal
2	5.6	47	intensified
3	5.6	68	more intensified

I²C-bus controlled BTSC stereo/SAP decoder and audio processor


TDA9852








TDA9852


INTERNAL PIN CONFIGURATIONS



















TDA9852



















TDA9852



















TDA9852


















I²C-bus controlled BTSC stereo/SAP decoder and audio processor

TDA9852











TDA9852

PACKAGE OUTLINE

SDIP42: plastic shrink dual in-line package; 42 leads (600 mil)

SOT270-1





DIMENSIONS (mm are the original dimensions)

	- 1				-,										
UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D (1)	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	5.08	0.51	4.0	1.3 0.8	0.53 0.40	0.32 0.23	38.9 38.4	14.0 13.7	1.778	15.24	3.2 2.9	15.80 15.24	17.15 15.90	0.18	1.73

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT270-1					-90-02-13 95-02-04

I²C-bus controlled BTSC stereo/SAP decoder and audio processor

TDA9852

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

Soldering by dipping or by wave

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact

with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg\ max}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

Repairing soldered joints

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

PURCHASE OF PHILIPS I2C COMPONENTS



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.