

TEA2017


HORIZONTAL AND VERTICAL DEFLECTION MONITOR


- DIRECT FRAME YOKE DRIVE ± 1.5A DRIVING CURRENT
- LINE DARLINGTON DRIVING CAPABILITY
- BUILT-IN FRAME SEPARATOR WITHOUT EX-TERNAL COMPONENTS
- MUTING OUTPUT
- INTEGRATED FLYBACK GENERATOR
- FRAME OUTPUT PROTECTION AGAINST SHORT CIRCUITS
- VERY FEW EXTERNAL COMPONENTS
- HIGH DISSIPATION POWER PACKAGE

DESCRIPTION


The TEA2017 is an horizontal and vertical deflection circuit. It is particulary intended for black and white TV and display video units but it can also be used in low cost color TV applications. The TEA2017 provides a low cost deflection system.

PIN CONNECTIONS





BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATNGS

Symbol	Parameter	Value	Unit
VCC1	Supply Voltage	20	V
V12	Flyback Generator Supply Voltage	30	V
V14	Frame Power Supply Voltage	60	V
115	Frame Output Current	± 1.5	A
V1	Line Output Voltage (external)	60	V
lp1	Line Output Peak Current	0.8	A
lc1	Line Output Continuous Current	0.4	A
Tstg	Storage Temperature	- 40 to 150	°C
Tj	Max Operating Junction Temperature	150	°C

THERMAL DATA

Rth (j-c)	Max Junction-case Thermal Resistance	3	°C/W
Rth (j-a)	Typical Junction-ambient Thermal Resis.	40	°C/W
TJ	Max Recommended Junction Temperature	120	°C



ELECTRICAL CHARACTERISTICS

(Tamb = 25°C ; VCC1 = 10V)

Symbol	Parameter		Min.	Тур.	Max.	Unit
	Supply	Pin 11				
ICC1 VCC1	Supply Current Supply Voltage		8	15	20	mA V
	Video Input	Pin 7				
V7	Input Threshold Voltage (I7 = - 1µA) Video Input Signal (see figure application n°1)		0.4	4	4	V Vpp
	Line Flyback Input	Pin 3				
V3 Z3	Bias Voltage Input Impedance		4.5	2.7 6	8	V ΚΩ
	Phase Comparator	Pin 4				
14 14R L14	Output Current During Synchro Pulse Current Ratio (positive/negative) Leakage Current Control Range Voltage Control Sensibility (see figure application n°1) Pull in Range (see figure application n°1)		0.9 1 2.5	± 600 1.0 750 ± 800	1.1 + 1 7	μΑ μΑ V Hz/μs Hz
	Line Oscillator	Pin 5				
LT5 HT5 BI5 DR5 FLP1	Low Threshold Voltage High Threshold Voltage Bias Current Discharge Impedance Free Running Line Period R = 12KΩ Tied to VCC1		61.5	3.2 6.6 50 800 64	66.5	V V nA Ω μs
FLP2	C = 6.8nF Tied to Ground Free Running Line Period R = $12.3K\Omega$ C = $2.2nF$			27		μs
0T5	Oscillator Threshold for Line Output Pulse Triggering			5		v
	Supply Voltage Influence on Free-running Period			0.051		μs/V

ELECTRICAL CHARACTERISTICS

(Tamb = 25°C ; VCC1 = 10V ; V14 = 30V)

Symbol	Parameter		Min.	Тур.	Max.	Unit
	Line Output	Pin 1				
LV1 CPW	Saturation Voltage to Ground (I1 = 200mA) Output Pulse Width (line period = 64µs)		20	1.1 22	1.5 24	V μs
	Muting	Pin 2				
	(see figure application n°1) Output Voltage : Without Video Signal With Video Signal			8 0.7	1.2	v v
	Frame Oscillator	Pin 9				
LT9 HT9 BI9 DR9	Low Threshold Voltage High Threshold Voltage Bias Current Discharge Impedance		1.8 2.6	2 3.1 100 500	2.3 3.6	V V nA Ω
FFP1	Free Running Frame Period R = $845K\Omega$ Tied to VCC1 C = $180nF$ Tied to Ground		21.4	22.5	25	ms
FFP2	Free Running Frame Period R = $425K\Omega$ C = $220nF$			14.3		ms
MFP FG	Minimum Frame Period ($I7 = -100\mu A$) with the Same RC Frame Sawtooth Gain between Pin 9 and non-inverting Input of the Frame Amplifier (internal)		14.6	17 - 0.4	19	ms
	Frame Power Supply	Pin 14				
V14 14	Operating Voltage (with flyback generator) Supply Current (V14 = 30V)		10	16	58 25	V mA
	Flyback Generator Supply	Pin 12				
V12	Operating Voltage		10		30	V
	Frame Output					
LV15A LV15B	Saturation Voltage to Ground I15 = 0.1A I15 = 1A Saturation Voltage to VCC2			60 0.4	0.8	mV V
HV15A HV15B	115 = -0.1A 115 = -1A	_		1.3 1.7	2.4	V V
FV15A FV15B	Saturation Voltage to VCC2 in Flyback Mode (V15 > V14) 115 = 0.1A 115 = 1A			1.7 2.6	4	v v
	Flyback Generator	Pin 12 And 13				
F2DA F2DB FSVA FSVB	* Flyback Transistor on (output = high state) V3/2 With $I_3 \rightarrow 2 = 0.1A$ $I_3 \rightarrow 2 = 1A$ V2/3 With $I_2 \rightarrow 3 = 0.1A$ $I_2 \rightarrow 3 = 1A$ * Flyback Transistor off (output = V14 - 8V)			1.6 3 0.9 2	4	> > >
FCI	V12 = V14 = 30V Leakage Current Pin 12				100	μA



GENERAL DESCRIPTION


The TEA2017 performs all of the video and power functions required to provide signals for the direct drive of a line darlington and the frame yoke.

It contains :

- A synchronizing separator with the slice level of synchro separation determined by the external components.
- An integrated frame synchronizing separator without external components.

SYNCHRONIZATION SEPARATOR CIRCUIT


- A saw tooth generator for the frame with synchronization allowed during the last fourth of the free run period.
- A power amplifier for direct drive of the frame yoke with overload, short circuit and thermal protections.
- A line phase detector and a voltage control oscillator.
- An open collector output for the direct drive of a line darlington.
- A muting output.



TEA2017

The sync-tip DC level on pin 7 is clamped to 3.8V. The slice level of sync-separation present on capacitor C1 depends on the value of resistor R1 and R2. When the video signal on pin 7 decreases under the capacitor voltage the transistors Q1 and Q2 provide current for the other parts of the circuit.

FRAME SEPARATOR




The sync-pulse allows the discharge of the capacitor by a 2 x I current. A line sync-pulse is not able to discharge the capacitor under $V_Z/2$. A frame sync


pulse permits the complete discharge of the capacitor, so during the frame sync-pulse Q3 and Q4 provide current for the other parts of the circuit.



LINE OSCILLATOR




The oscillator thresholds are internally fixed by resistors. The discharge of the capacitor depends on the internal resistor R4. The voltage control is applied on resistor R5.



PHASE COMPARATOR

TEA2017

The sync-pulse drives the current in the comparator. The line flyback integrated by the external network gives on pin 3 a saw tooth, the DC offset of this saw tooth is fixed by VC. The comparator output provides a positive current for the part of the signal on pin 3 superior to VC and a negative current for the other part. When the line flyback and the video signal are synchronized, the output of the comparator is an alternately negative and positive current. The frame sync-pulse inhibits the comparator to prevent frequency drift of the line oscillator on the frame beginning.




LINE OUTPUT (PIN 1)

It is an open collector output which is able to drive pulse current of 500mA for a rapid discharging of

the darlington base. The output pulse time is $22\mu s$ for a $64\mu s$ period.



FRAME OSCILLATOR



The oscillator thresholds are internally fixed by resistors. The oscillator is synchronized during the last fourth of the free run period. The input current during the charge of the capacitor is less than 100nA.

FRAME OUTPUT AMPLIFIER


This amplifier is able to drive directly the frame yoke. Its output is short circuit and overload protected ; it contains also a thermal protection. Its positive input is directly connected to the invert of the frame saw tooth.

MUTING OUTPUT

It delivers voltage pulse during the line fly-back if there is no video signal on the input. The output impedance is $1k\Omega$.

APPLICATION N°1 (without internal flyback generator)


TYPICAL BLACK–WHITE TV APPLICATION FOR 14" – 110° SCREEN (with yoke L = 27 mH, R = 15 Ω , lpp = 0.5A)



 V_{CC2} : Power stage supply from high voltage transformer. V_{CC1} must be perfectly filtered.

APPLICATION N°2 (with internal flyback generator)

TYPICAL BLACK–WHITE TV APPLICATION FOR 14" – 110° SCREEN (with yoke L = 27 mH, R = 15 Ω , lpp = 0.5A)



PACKAGE MECHANICAL DATA

15 PINS - PLASTIC SIP

