


Preliminary Data

SPT-IC

Features

- Single low-side switch, 4 A
- Low-ON-resistance (typ. 0.25 Ω)
- Power limitation
- Overtemperature shutdown
- Overload shutdown
- Reverse polarity protection
- Status monitoring
- Shorted-load protection
- Integrated clamp Z-diodes
- Temperature range – 40 to 110 °C




| Type | Ordering Code | Package |
|------------|---------------|-------------|
| ▼ TLE 4224 | Q67000-A9062 | P-TO220-7-1 |

▼ New type


TLE 4224 is an integrated low-side power-switch with reverse-polarity protection, load interrupt and shorted-load detection, temperature monitoring, error signaling via a status output and an integrated Z-diode for output clamping. TLE 4224 is designed for automotive applications.

Pin Configuration (top view)



Pin Definitions and Functions

| Pin No. | Symbol | Function |
|---------|--------|--|
| 1 | QST | Status output (open collector) for error monitoring; shorted-load protected to $V_{ST} \leq 6.25 \text{ V}$ |
| 2 | IN | Control input , active high. |
| 3 | IENA | Enable input , active high. |
| 4 | GND | Ground , connected internally to cooling lug. |
| 5 | N.C. | Not connected |
| 6 | Q | Power output (open drain) for inductive loads; shorted-load protected. |
| 7 | V_S | Supply voltage ; if there is overvoltage on this pin, the major part of the circuitry is shutdown. |



Block Diagram

Application Description

This IC is specially designed to drive inductive loads (relays, electromagnetic valves). An integrated clamp diode limits output voltage when inductive loads are discharged. For the detection of errors there is a status output, which monitors the following errors by logic level:

- Thermal overload,
- Open and shorted load to ground in active and inactive mode,
- Overload (also shorted load to supply) in active mode.

Circuit Description

Input Circuits

The control and enable inputs, both active high, consist of Schmitt triggers with hysteresis. All inputs are connected with pull-down current sources. Unconnected inputs are interpreted as "low".

Switching Stages

The power output consists of a DMOS power transistor with open drain. The output stage is shorted-load-protected throughout the operating range. The integrated clamp-diode limits voltage spikes produced when inductive loads are discharged.

Protective Circuits

An integrated diode protects against reverse poling of the supply voltage within the operating range. The load circuit withstands reverse poling within the bounds of the maximum ratings (no shorted load permissible at the same time). A temperature protection guards the IC against thermal overload.

Error Detection

The status output signals the status of the switching stage at normal operation. (Low = OFF; high = ON). In case of any error the status output is set according to the table on the next page.

If current overload occurs, the error condition is stored in an internal register and the output is shut down. To reset this register the control input has to be switched off and then on again.

The status of the error detection circuit is directly dependent of the input state.

Status Monitoring

| Operating Condition | Enable Input | Control Input | Power Output | Status Output |
|-------------------------------------|--------------|---------------|--------------|---------------|
| Normal Operation | LOW | LOW | OFF | LOW |
| | LOW | HIGH | OFF | LOW |
| | HIGH | LOW | OFF | LOW |
| | HIGH | HIGH | ON | HIGH |
| Thermal Overload | RANDOM | LOW | OFF | HIGH |
| | RANDOM | HIGH | OFF | LOW |
| Open Load or shorted Load to Ground | LOW | LOW | OFF | HIGH |
| | LOW | HIGH | OFF | HIGH |
| | HIGH | LOW | OFF | HIGH |
| | HIGH | HIGH | ON | LOW |
| Overload or Shorted Load to V_S | LOW | LOW | OFF | HIGH |
| | LOW | HIGH | OFF | HIGH |
| | HIGH | LOW | OFF | HIGH |
| | HIGH | HIGH | OFF | LOW |

Absolute Maximum Ratings

$T_A = -40$ to 125 °C

| Parameter | Symbol | Limit Values | | Unit | Remarks |
|-----------|--------|--------------|------|------|---------|
| | | min. | max. | | |
| | | | | | |

Voltages

| | | | | | |
|----------------|-----------|-------|----|---|-----------------|
| Supply voltage | V_S | - 15 | 60 | V | - |
| Output voltage | V_Q | - | 45 | V | - |
| Output voltage | V_Q | - | 60 | V | $t \leq 500$ ms |
| Output voltage | V_{ST} | - 0.3 | 45 | V | - |
| Input voltage | $V_{I,F}$ | - 1.5 | 6 | V | - |

Absolute Maximum Ratings (cont'd)

$T_A = -40$ to 125 °C

| Parameter | Symbol | Limit Values | | Unit | Remarks |
|-----------|--------|--------------|------|------|---------|
| | | min. | max. | | |

Currents

| | | | | | |
|---------------------------------------|----------------|------|-----|----|--------------------|
| Output current | I_Q | 5 | – | A | limited internally |
| Current on reverse poling | $I_Q; I_{GND}$ | – 4 | – | A | – |
| Output current, status pin | I_{ST} | – 5 | 5 | mA | – |
| Discharging energy for inductive load | E | – | 50 | mJ | – |
| Junction temperature | T_j | – 40 | 150 | °C | during clamping |
| Junction temperature | T_j | | 175 | °C | |
| Storage temperature | T_{stg} | – 50 | 150 | °C | – |

Operating Range

| | | | | | |
|--|----------------|------------|----------|--------|----------------------|
| Supply voltage | V_S | 5.5 | 45 | V | – |
| Supply voltage slew rate | dV_S/dt | – 1 | 1 | V/μs | – |
| Output voltage | V_Q V_Q | – 0.3 – | 45 60 | V V | – during clamping |
| Output voltage | V_{ST} | – 0.3 | 45 | V | – |
| Output current | I_{ST} | 0 | 2 | mA | – |
| Ambient temperature | T_A | – 40 | 125 | °C | $T_j \leq 150$ °C |
| Thermal resistance junction to case | $R_{th JC}$ | – | 3 | K/W | – |
| junction to ambient | $R_{th JA}$ | – | 65 | K/W | – |

Characteristics

$V_S = 6.5$ to 18 V (typ. 12 V)

$T_A = -40$ to 125 °C; $T_j \leq 150$ °C (typ. 25 °C)

$V_D = 5.1$ V

| Parameter | Symbol | Limit Values | | | Unit | Test Condition |
|--------------------------------------|-----------------|--------------|------|------|------|--|
| | | min. | typ. | max. | | |
| Quiescent current | I_S | – | 0.3 | 1 | mA | Output OFF |
| Supply current | I_S | – | 2 | 5 | mA | Output ON |
| Open load current | I_{Qu} | – | – | 250 | mA | – |
| Open load shutdown voltage threshold | V_{Qu} | 6 | – | 7.2 | V | Output ON $V_S = 12$ V |
| Overload shutdown current threshold | I_{QAB} | 5 | – | – | A | $T_j = -40$ to 50 °C $T_j = 50$ to 150 °C |
| | | 4 | – | – | A | |
| Overtemperature shutdown threshold | T_{AB} | 145 | – | 175 | °C | only a design value |
| Overtemperature shutdown hysteresis | ΔT_{AB} | – | 10 | – | °C | only a design value |

Control and Enable Input

| | | | | | | |
|-----------------|--------------|------|-----|-----|---------|-------------|
| H-input voltage | V_{IH} | 2.0 | – | 6.0 | V | – |
| L-input voltage | V_{IL} | –0.3 | – | 1.0 | V | – |
| Hysteresis | ΔV_I | 0.2 | – | – | V | – |
| H-input current | I_{IH} | 50 | 100 | 140 | μ A | $V_I = 5$ V |
| H-input current | I_{FH} | 5 | 15 | 20 | μ A | $V_F = 5$ V |

Status Output

| | | | | | | |
|----------------------|----------|---|---|-----|---------|-----------------|
| Low voltage level | V_{ST} | – | – | 0.5 | V | $I_{ST} = 2$ mA |
| Leakage current high | I_{ST} | – | – | 2 | μ A | $V_S = 0$ V |

Characteristics (cont'd)

$V_S = 6.5$ to 18 V (typ. 12 V)

$T_A = -40$ to 125 °C; $T_j \leq 150$ °C (typ. 25 °C)

$V_D = 5.1$ V

| Parameter | Symbol | Limit Values | | | Unit | Test Condition |
|-----------|--------|--------------|------|------|------|----------------|
| | | min. | typ. | max. | | |


Power Output

| | | | | | | |
|-----------------------------------|------------|----|------|-----|------------|---|
| Static drain source ON-resistance | R_{DSON} | – | 0.25 | – | Ω | $T_j \leq 25$ °C |
| | R_{DSON} | – | – | 0.5 | Ω | $T_j = 150$ °C $I_Q = 4$ A, $V_S \geq 9.5$ V |
| Pull-down resistance | R_{PD} | 14 | 20 | 26 | k Ω | $T_j = 25$ °C |
| Output ON delay time | t_1 | – | 25 | – | μ s | $I_Q = 0.2$ A |
| Output ON fall time | t_2 | – | 20 | – | μ s | $I_Q = 0.2$ A |
| Output OFF rise time | t_3 | – | 25 | – | μ s | $I_Q = 2$ A |
| Output OFF status delay | t_4 | – | 30 | – | μ s | $I_Q = 2$ A |
| Output ON status delay | t_5 | – | – | 50 | μ s | ¹⁾ |
| Overload OFF delay time | t_{DSO} | 50 | – | 150 | μ s | design value only |


Clamp Diode

| | | | | | | |
|------------------------------|----------|----|---|----|---|---|
| Clamp diode clamping voltage | V_{QZ} | 45 | – | 60 | V | – |
|------------------------------|----------|----|---|----|---|---|


¹⁾ Time between status valid and switching on or error detection



Test Circuit



Timing Diagram



Application Circuit