CMOS 8-Bit Microcontroller

TMP87C841N, TMP87CC41N, TMP87CH41N. TMP87CK41N, TMP87CM41N TMP87C841F, TMP87CC41F, TMP87CH41F, TMP87CK41F, TMP87CM41F TMP87C841U . TMP87CC41U . TMP87CH41U, TMP87CK41U. TMP87CM41U

The 87C841/C41/H41/K41/M41 are the high speed and high performance 8-bit single chip microcomputers. These MCU contain CPU core, ROM, RAM, input/output ports, an A/D converter, six multi-function timer/counters, two serial interfaces, and two clock generators on a chip. The 87C841/CC41/CH41/CK41/CM41 provide high current output capability for LED direct drive.

Part No.	ROM	RAM	Package	OTP MCU			
TMP87C841N			P-SDIP64-750-1.78	TMP87PM41N			
TMP87C841F	8 K × 8-bit	256 × 8-bit	P-QFP64-1420-1.00A	TMP87PM41F			
TMP87C841U			P-LQFP64-1010-0.50	TMP87PM41U			
TMP87CC41N			P-SDIP64-750-1.78	TMP87PM41N			
TMP87CC41F	12 K × 8-bit		P-QFP64-1420-1.00A	TMP87PM41F			
TMP87CC41U		512 × 8-bit	P-LQFP64-1010-0.50	TMP87PM41U			
TMP87CH41N		0.27.00	P-SDIP64-750-1.78 TMP87PM4				
TMP87CH41F	16 K × 8-bit		P-QFP64-1420-1.00A	TMP87PM41F			
TMP87CH41U			P-LQFP64-1010-0.50	TMP87PM41U			
TMP87CK41N			P-SDIP64-750-1.78	TMP87PM41N			
TMP87CK41F	$24 \text{ K} \times 8 \text{-bit}$		P-QFP64-1420-1.00A	TMP87PM41F			
TMP87CK41U		1K × 8-bit	P-LQFP64-1010-0.50	TMP87PM41U			
TMP87CM41N			P-SDIP64-750-1.78	TMP87PM41N			
TMP87CM41F	$32 \text{ K} \times 8\text{-bit}$		P-QFP64-1420-1.00A	TMP87PM41F			
TMP87CM41U			P-LQFP64-1010-0.50	TMP87PM41U			

Features

▶8-bit single chip microcomputer TLCS-870 Series

Instruction execution time: 0.5 μ s (at 8 MHz), 122 μ s (at 32.768 kHz)

♦412 basic instructions


Multiplication and Division (8 bits x 8 bits, 16 bits ÷ 8 bits)

Bit manipulations (Set/Clear/Complement/Move/Test/Exclusive or)

• 16-bit data operations

- 1-byte jump/subroutine-call (Short relative jump / Vector call)
- 15 interrupt sources (External: 6, Internal:
 All sources have independent latches each,
 - and nested interrupt control is available.
 - 4 edge-selectable external interrupts with noise reject
- High-speed task switching by register bank changeover
- ▶Input/Output ports (56 pins)
 - High current output: 8 pins (typ. 20 mA)
- Two 16-bit Timer/Counters
 - Timer, Event counter, Programmable pulse generator output,
 Pulse width measurement, External trigger timer, Window modes
- Two 8-bit Timer/Counters
- Timer, Event counter, Capture (Pulse width/duty measurement), Timer, Event counter, Capture (Pulse width/duty measured PWM output, Programmable divider output modes
 Time Base Timer (Interrupt frequency: 1 Hz to 16384 Hz)
 Divider output function (frequency: 1 kHz to 8 kHz)
 Watchdog Timer
 High-speed PWM output (2 channel)
 Cycle: 32 kHz, 64 kHz, 128 kHz.
 Resolution: 8 bits, 7 bits, 6 bits
 Two 8-bit Serial Interfaces
 Fach 8 bytes transmit/receive data buffer

- - Each 8 bytes transmit/receive data buffer
 - Internal/external serial clock, and 4/8-bit mode
- ▶ 10-bit successive approximate type A/D converter
 - 16 analog inputs
 - Conversion time: 23 μ s at 8 MHz



- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.

 TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

 The products described in this document are subject to the foreign exchange and foreign trade laws.

 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of TOSHIBA CORPORATION or others.


 The information contained herein is subject to change without notice.

- ◆ Dual clock operation
- ◆ Five Power saving operating modes
 - STOP mode: Oscillation stops. Battery/Capacitor back-up.


Port output hold/high-impedance.

- SLOW mode: Low power consumption operation using low-frequency clock (32.768 kHz).
- IDLE1 mode: CPU stops, and Peripherals operate using high-frequency clock. Release by interrupts.
- IDLE2 mode: CPU stops, and Peripherals operate using high and low frequency clock. Release by interrupts.
- SLEEP mode: CPU stops, and Peripherals operate using low-frequency clock. Release by interrupts.
- ♦ Wide operating voltage: 2.7 to 5.5 V at 4.19 MHz / 32.768 kHz, 4.5 to 5.5 V at 8 MHz / 32.768 kHz.
- ◆Emulation Pod: BM87CM41N0A

Pin Assignments (Top View)



Block Diagram



Pin Function

Pin Name	Input / Output	Function					
P07 to P00	I/O						
P17, P16	I/O	Two 8-bit programmable input/output ports (tri-state).					
P15 (TC2)	I/O (Input)	Each bit of these ports can be	Timer/Counter 2 input				
P14 (PPG)	1/0/0 ()	individually configured as an input or an	Programmable pulse generator output				
P13 (DVO)	·· I/O (Output)	output under software control. During reset, all bits are configured as	Divider output				
P12 (INT2 / TC1)		inputs. When used as a divider output or a PPG	External interrupt input 2 or Timer/Counter 1 input				
P11 (INT1)	I/O (Input)	output, the latch must be set to "1".	External interrupt input 1				
P10 (ĪNTO)			External interrupt input 0				
P22 (XTOUT)	I/O (Output)	3-bit input/output port with latch.	Resonator connecting pins (32.768 kHz). For inputting external clock, XTIN is used				
P21 (XTIN)	·· I/O (Input)	When used as an input port, the latch	and XTOUT is opened. External interrupt input 5 or STOP mode				
P20 (INT5/STOP)		must be set to "1".	release signal input				
P37 to P30	I/O	8-bit input/output port (high current output) with latch. When used as an input port, the latch must be set to "1".					
P47 (SO2)	I/O (Output)	8-bit input/output port with latch.	SIO2 serial data output				
P46 (SI2)	I/O (Input)	o bicinipuodepur por e witinideen.	SIO2 serial data input				
P45 (SCK2)	1/0 (1/0)	When used as an input port or a SIO	SIO2 serial clock input/output				
P44 (SO1)	I/O (Output)	input/output, the latch must be set to "1".	SIO1 serial data output				
P43 (SI1)	I/O (Input)		SIO1 serial data input				
P42 (SCK1)	I/O (I/O)		SIO1 serial clock input/output				
P41, P40	1/0						
P54 (HPWM1)	I/O (Output)	5-bit input/output port with latch.	8-bit High-speed PWM output				
P53 (HPWM0)	I/O (Output)	When used as an input port, an external	8-bit High-speed PWW output				
P52 (PWM/PDO)	I/O (Input)	interrupt input, or a PWM/PDO, HPWMO, HPWM1 output, the latch must be set to	8-bit PWM output or 8-bit programmable divider output				
P51 (INT4/TC4)	100	"1".	External interrupt input 4 or Timer/Counter 4 input				
P50 (INT3/TC3)	··· I/O (Input)		External interrupt input 3 or Timer/Counter 3 input				
P67 (AIN7) to P60 (AIN0)		8-bit programmable input/output port (tri-state). Each bit of the port can be individually configured as an input or an					
P77 (AIN17) to P70 (AIN10)	·· I/O (Input)	output under software control. (When used an analog input, the latch must be set to P6CR and P7CR analog input.)	A/D converter analog inputs				
XIN, XOUT	Input, Output	Resonator connecting pins for high-frequer For inputting external clock, XIN is used and					
RESET	I/O		out/address-trap-reset output/system-clock-				
TEST	Input	Test pin for out-going test. Be tied to low.					
VDD, VSS		+ 5 V, 0 V (GND)					
VAREF, VASS	Power Supply	Analog reference voltage inputs (High, Lov	v)				

OPERATIONAL DESCRIPTION

1. CPU CORE FUNCTIONS

The CPU core consists of a CPU, a system clock controller, an interrupt controller, and a watchdog timer. This section provides a description of the CPU core, the program memory (ROM), the data memory (RAM), and the reset circuit.

1.1 Memory Address Map

The TLCS-870 Series is capable of addressing 64K bytes of memory. Figure 1-1 shows the memory address maps of the 87C841/CC41/CH41/CK41/CM41. In the TLCS-870 Series, the memory is organized 4 address spaces (ROM, RAM, SFR, and DBR). It uses a memory mapped I/O system, and all I/O registers are mapped in the SFR/DBR address spaces. There are 16 banks of general-purpose registers. The register banks are also assigned to the first 128 bytes of the RAM address space.




Figure 1-1. Memory Address Maps

Electrical Characteristics

Absolute Maximum Ratings

 $(V_{SS} = 0 V)$

Parameter	Symbol	Pins	Ratings	Unit	
Supply Voltage	V_{DD}		- 0.3 to 6.5	V	
Input Voltage	V _{IN}		-0.3 to $V_{DD} + 0.3$	V	
Output Voltage	V _{OUT1}		-0.3 to $V_{DD} + 0.3$	V	
0	I _{OUT1}	Ports P0, P1, P2, P4, P5, P6, P7	3.2	mA	
Output Current (Per 1 pin)	I _{OUT2}	Port P3	30		
0.10.10.00.17.11	Σ l _{OUT1}	Ports P0, P1, P2, P4, P5, P6, P7	120		
Output Current (Total)	Σ I _{OUT2}	Port P3	120	mA	
D Divingting [T 70]61	200	TMP87C841N/CC41N/CH41N/CK41N/CM41N	600	mW	
Power Dissipation [Topr = 70°C]	PD	TMP87C841F/CC41F/CH41F/CK41F/CM41F/U	350		
Soldering Temperature (time)	Tsld		260 (10 s)	°C	
Storage Temperature	Tstg		– 55 to 125	°C	
Operating Temperature	Topr		- 40 to 85	°C	

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Recommended Operating Conditions

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -40 \text{ to } 85^{\circ}\text{C})$

Parameter	Symbol	Pins		Conditions	Min	Max	Unit	
			f. 0.8411	NORMAL1, 2 mode	4.5			
			fc=8MHz	IDLE1, 2 mode	4.5			
			f- 4.2 NALL-	NORMAL1, 2 mode				
Supply Voltage	V_{DD}		fc = 4.2 MHz	IDLE1, 2 mode]	5.5	V	
			fs =	SLOW mode	2.7			
			32.768 kHz	SLEEP mode				
				STOP mode	2.0			
	V _{IH1}	Except hysteresis input	$V_{DD} \ge 4.5 \text{ V}$ $V_{DD} < 4.5 \text{ V}$		$V_{DD} \times 0.70$			
Input High Voltage	V _{IH2}	Hysteresis input			$V_{DD} \times 0.75$	V_{DD}	V	
	V _{IH3}				$V_{DD} \times 0.90$			
	V _{IL1}	Except hysteresis input	V _{DD} ≧4.5 V		V >45V			
Input Low Voltage	V_{IL2}	Hysteresis input			0	$V_{DD} \times 0.25$	V	
	V_{IL3}		V _{DD} <4.5 V			V _{DD} × 0.10		
Clock Frequency	fc	VIN VOLIT	V _{DD}	= 4.5 to 5.5 V	0.4	8.0	MHz	
	ار	XIN, XOUT	V _{DD} = 2.7 to 5.5 V		4.2	IVITZ		
	fs	XTIN, XTOUT					30.0	34.0

Note: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

D.C. Characteristics

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -40 \text{ to } 85^{\circ}\text{C})$

Parameter	SYMBOL	Pins	Col	Min	Тур.	Max	Unit	
Hysteresis Voltage	V _{HS}	Hysteresis inputs			-	0.9	-	V
	I _{IN1}	TEST						
Input Current	I _{IN2}	Open drain ports, Tri-state ports	V _{DD} = 5.5 V V _{IN} = 5.5 V / 0 V		_	_	± 2	μΑ
	I _{IN3}	RESET, STOP						
Input Low Current	I _{IL}	Push pull ports	$V_{DD} = 5.5 V, V_{IN} =$	0.4 V	_	_	- 2	mA
Input Resistance	R _{IN2}	RESET			90	220	510	kΩ
Output Leakage		Sink open drain ports	$V_{DD} = 5.5 V, V_{OUT}$	V _{DD} = 5.5 V, V _{OUT} = 5.5 V		_	2	
Current	lLO	Tri-state ports	$V_{DD} = 5.5 V, V_{OUT}$	= 5.5/0 V	_	_	± 2	μA
Output High Voltage	V _{OH}	Tri-state ports	$V_{DD} = 4.5 \text{ V, } I_{OH} = -0.7 \text{ mA}$		4.1	_	-	V
Output Low Voltage	V _{OL}	Except XOUT and P3	$V_{DD} = 4.5 \text{ V}, I_{OL} = 1.6 \text{ mA}$		_	_	0.4	mA
Output Low current	I _{OL3}	P3	$V_{DD} = 4.5 \text{ V, } V_{OL} =$	1.0 V	_	20	-	mA
Supply Current in			V _{DD} = 5.5 V	87C841/CC41/CH41	_	8	14	mA
NORMAL 1, 2 modes			$V_{IN} = 5.3 \text{ V} / 0.2 \text{ V}$	87CK41/CM41	_	10	16	IIIA
Supply Current in			fc = 8 MHz	87C841/CC41/CH41	_	4	6	4
IDLE 1, 2 modes			fs = 32.768 kHz	87CK41/CM41	_	4.5	6	mA
Supply Current in SLOW mode	I _{DD}		$V_{DD} = 3.0 \text{ V}$ $V_{IN} = 2.8 \text{ V} / 0.2 \text{ V}$ $fs = 32.768 \text{ kHz}$		-	30	60	μΑ
Supply Current in SLEEP mode					-	15	30	μΑ
Supply Current in STOP mode			$V_{DD} = 5.5 \text{ V}$ $V_{IN} = 5.3 \text{ V} / 0.2 \text{ V}$			0.5	20	μΑ

Note 1: Typical values show those at Topr = 25° C, $V_{DD} = 5 V$. Note 2: Input Current $I_{IN1,I_{IN3}}$; The current through resistor is not included, when the input resistor (pull-upor pull-down) is contained.

Note 3: IDD except I_{REF}.

AD Conversion Characteristics

 $(Topr = -40 \text{ to } 85^{\circ}C)$

				Min Typ.	Max			
Parameter	Symbol	Conditions	Min		ADCDR1	ADC	ADCDR2	
					ADCDRI	ACK = 0	ACK = 1	
Analog Reference Voltage V_{AREF}	V_{AREF}	V >25V	2.7	_	V_{DD}			
	V _{ASS}	$V_{AREF} - V_{ASS} \ge 2.5 V$	V _{SS}	_		1.5		٧
Analog Input Voltage	V _{AIN}		V _{ASS}	_		V_{AREF}		٧
Analog Supply Current	I _{REF}	$V_{AREF} = 5.5 \text{ V},$ $V_{ASS} = 0.0 \text{ V}$	_	0.5		1.0		mA
Nonlinearity Error		V _{DD} = 5.0, V _{SS} = 0.0 V V _{AREF} = 5.000 V	_	_	± 1	± 3	± 2	
Zero Point Error		V _{ASS} = 0.000 V	_	_	± 1	± 3	± 2	LCD
Full Scale Error		V _{DD} = 2.7, V _{SS} = 0.0 V V _{AREF} = 2.700 V V _{ASS} = 0.000 V	_	_	± 1	± 3	± 2	LSB
Total Error			_	_	± 2	± 6	± 4	

Note 1: $\triangle V_{AREF} = V_{AREF} - V_{ASS}$ Note 2: ADCDR1; 8 bit - AD conversion result ADCDR2; 10 bit - AD conversion result $(1LSB = \triangle V_{AREF} / 256)$ $(1LSB = \triangle V_{AREF} / 1024)$

A.C. Characteristics


 $(V_{SS} = 0 \text{ V}, V_{DD} = 2.7 / 4.5 \text{ to } 5.5 \text{ V}, \text{ Topr} = -40 \text{ to } 85^{\circ}\text{C})$


Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
		In NORMAL1, 2 modes	0.5		10	
Machine Cycle Time	١.	In IDLE1, 2 modes	0.5	_		_
	t _{cy}	In SLOW mode	1176	122.2	μ S	
		In SLEEP mode	117.6	_	133.3	
High Level Clock Pulse Width	t _{WCH}	For external clock operation	F0			
Low Level Clock Pulse Width	t _{WCL}	(XIN input), fc = 8 MHz	50	_	_	ns
High Level Clock Pulse Width	t _{WSH}	For external clock operation	14.7			
Low Level Clock Pulse Width	t _{WSL}	(XTIN input), fs = 32.768 kHz	14.7	ı	1	μ S


Recommended Oscillating Conditions

 $(V_{SS} = 0 \text{ V}, V_{DD} = 2.7 / 4.5 \text{ to } 5.5 \text{ V}, \text{ Topr} = -40 \text{ to } 85^{\circ}\text{C})$

		Oscillation	Oscillation Recommended Oscillator Frequency		Recommend	ed Constant
Parameter	Oscillator	Frequency			C ₁	C ₂
		8 MHz	KYOCERA	KYOCERA KBR8.0M		
High-frequency Oscillation	Ceramic Resonator		KYOCERA	KBR4.0MS	30 pF	30 pF
		4 MHz	MURATA	CSA4.00MG		
		8 MHz	тоуосом	210B 8.0000		
	Crystal Oscillator	4 MHz	TOYOCOM 204B 4.0000 20 pF		20 pF	20 pF
Low-frequency Oscillation	Crystal Oscillator	32.768 kHz	NDK	MX-38T	15 pF	15 pF







(2) Low-frequency Oscillation

Note: When it is used in high electrical field, an electrical shield of the package is recommended to retain normal operations.