#### CMOS 8-Bit Microcontroller

## TMP87CH38N/F, TMP87CK38N/F

The 87CH38/K38 is the high speed and high performance 8-bit single chip microcomputer. This MCU contains CPU core, ROM, RAM, input/output ports, six multi-function timer / counter, serial bus interface, on-screen display, PWM, 8-bit A/D converter and remote control signal preprocessor on a chip.

Part No.	ROM	RAM	Package	OTP MCU
TMP87CH38N/F	16 Kbytes	5401	SDIP42-P-600-1.78/	T1 100706001/F
TMP87CK38N/F	24 Kbytes	512 bytes	QFP44-P-1414-0.80D	TMP87P\$38N/F

#### **Features**

- ◆8-bit single chip microcomputer TLCS-870 Series
- lacktriangle Instruction execution time : 0.5  $\mu$ s (at 8 MHz)
- 412 basic instructions
  - Multiplication and Division (8 bits × 8 bits, 16 bits ÷ 8 bits)
  - Bit manipulations(Set/Clear/Complement/Move/Test/Exclusive Or)
  - 16-bit data operations
  - 1-byte jump / subroutine-call (Short relative jump / Vector call)
- ◆14 interrupt sources (External: 5, Internal: 9)
  - All sources have independent latches each, and nested interrupt control is available.
  - 3 edge-selectable external interrupts with noise reject
  - High-speed task switching by register bank changeover
- ◆ROM Corrective Function
- ◆6 Input / Output ports (33 pins)
  - High current output: 4 pins (typ. 20 mA)
- ◆Two 16-bit Timer / Counters
  - Timer, Event counter, Pulse width measurement, External trigger timer, window modes
- ◆Two 8-bit Timer / Counters
  - Timer, Event counter, Capture (Pulse width / duty measurement) modes
- ◆Time Base Timer (Interrupt frequency: 1 Hz to 16 kHz)
- Watchdog Timer
  - Interrupt source / reset output (programmable)
- Serial bus Interface
  - I<sup>2</sup>C-bus, 8-bit SIO modes

For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.

- Procautions.

  2. TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to the foreign exchange and foreign trade laws.

  The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

  The information contained begin is subject to change without notice.
- The information contained herein is subject to change without notice.



Purchase of TOSHIBA I<sup>2</sup> C components conveys a license under the Philips I<sup>2</sup> C Patent Rights to use these components in an I<sup>2</sup> C system, provided that the system conforms to the I<sup>2</sup> C Standard Specification as defined by Philips.

◆On-screen display circuit

Character patterns
 Characters displayed
 256 characters
 24 columns x 8 lines

• Composition : 14 × 18 dots

• Size of character : 3 kinds (line by line)


• Color of character : 8 kinds (character by character)


• Variable display position : Horizontal 128 steps, Vertical 256 steps

• Fringing, Smoothing function


◆D/A conversion (Pulse Width Modulation) outputs

- 14-bit resolution (1 channel)
- 7-bit resolution (9 channels)
- ◆8-bit successive approximate type A/D converter with sample and hold
- ◆ Remote control signal preprocessor
- ◆Two Power saving operating modes
  - STOP mode: Oscillation stops. Battery / Capacitor back-up. Port output hold / high-impedance.
  - IDLE mode : CPU stops, and Peripherals operate. Release by interrupts.
- **♦** Jitter Elimination





# **Block Diagram**



# **Pin Function**

Pin Name	Input / Output		unction			
P20 (ĪNT5/STOP)	I/O (Input)	1-bit input / output port with latch. When used as an input port, the latch must be set to "1".	External interrupt release signal input	input 5 or STOP mode		
P35 (SDA0)	1/0 (1/0)	6-bit input/output port with latch.	I <sup>2</sup> Cbus serial data input/output			
P34 (SCL0)	1/0 (1/0)	When used as an input port, a serial bus	I <sup>2</sup> Cbus serial clock input/output			
P33 (TC4)		interface input/output, a timer/counter input, a remote control signal	Timer / Counter 4 inp	out		
P32 (INT4)	I/O (Input)	preprocessor input, or an external	External interrupt in	put 4		
P31 (TC3)		interrupt input, the latch must be set to	Timer / Counter 3 inp	out		
P30 (INT3/RXIN)	I/O (Input/Input)	"1".	External interrupt i signal preprocessor i	nput 3 or remote control nput		
P47 (PWM7) to P41 (PWM1)	I/O (Output)	8-bit programmable input/output port (tri-state). Each bit of this port can be individually configured as an input or an output under software control. During reset, all bits are configured as inputs. When used as a PWM output, the latch must be set	7-bit D/A conversion	(PWM) outputs		
P40 (PWM0)		to "1".	14-bit D/A conversio	n (PWM) output		
P57 P56 (AIN3) to P53 (AIN0) P53 (AIN0 / TC1/ INT2 / SCK1)	I/O (Input) 	8-bit input/output port with latch. When used as an input port, a analog	inputs Timer / Counter 1 inputs or			
P52 (SDA1/SO1)		input, a PWM output, or a pulse output,	interrupt input 2 or SIO serial clock input/output  I <sup>2</sup> Cbus serial data input/output or SIO Serial data out			
P51 (PWM9 /SCL1/SI1) P50 (PWM8/TC2/ INT0)	I/O (Input/Output)	the latch must be set to "1".	7-bit D/A conversion (PWM) outputs	; PCbus serial data input / output or SIO Serial data input Timer / Counter 2 input / External interrupt input 0		
P67 (Y/BL)		8-bit programmable input/output port	Focus signal output or Ba- output	ckground blanking control signal		
P66 (B)		(P67 to P64 : tri-state, P63 to P60 : High current output). Each bit of this port				
P65 (G)	I/O(Output)	can be individually configured as an input or an output under software	RGB output			
P64 (R)		control. During reset, all bits are	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,		
P63		configured as inputs. When used as the R, G, B, Y / BL outputs of on-screen				
P62 (CSOUT)		display circuit, each bit of the P6 port	High current	Test video signal output		
P61 (AIN5)	I/O	data selection register (bits 7 to 4 in	output.			
P60 (AIN4)		address 0F91 <sub>H</sub> ) must be set to "1".		A/D conversion inputs		
P71 (VD)	I/O (Input)	2-bit input/output port with latch. When used as an input ports, or a vertical synchronous signal input and	Vertical synchronous	s signal input		
P70 (HD)	• (mpac)	horizontal synchronous signal input, the latch must be set to "1".	Horizontal synchronous signal input			
OSC1, OSC2	Innut Outside	Resonator connecting pins for on-screen d	isplay circuitry.			
XIN, XOUT	Input, Output	Resonator connecting pins. For inputting external clock, XIN is used and XOUT is opened.				
RESET	1/0	Reset signal input or watchdog timer output/address-trap- reset output/system-clock-reset output.				
TEST	Input	Test pin for out-going test. Be tied to low.				
VDD, VSS	Power Supply	+5 V, 0 V (GND)				

## **Operational Description**

### 1. CPU Core Functions

The CPU core consists of a CPU, a system clock controller, an interrupt controller, and a watchdog timer. This section provides a description of the CPU core, the program memory (ROM), the data memory (RAM), and the reset circuit.

### 1.1 Memory Address Map

The TLCS-870 Series is capable of addressing 64 K bytes of memory. Figure 1-1 shows the memory address maps of the 87CH38/K38. In the TLCS-870 Series, the memory is organized 4 address spaces (ROM, RAM, SFR, and DBR). It uses a memory mapped I/O system, and all I/O registers are mapped in the SFR / DBR address spaces. There are 16 banks of general-purpose registers. The register banks are also assigned to the first 128 bytes of the RAM address space.




Figure 1-1. Memory address map




Figure 1-2. ROM address maps

### **Electrical Characteristics**

Absolute maximum ratings

 $(V_{SS} = 0 V)$ 

Parameter	Symbol	Pins	Ratings	Unit	
Supply Voltage	$V_{DD}$		– 0.3 to 6.5	V	
Input Voltage	V <sub>IN</sub>		- 0.3 to V <sub>DD</sub> + 0.3	V	
Output Voltage	V <sub>OUT1</sub>		- 0.3 to V <sub>DD</sub> + 0.3	V	
0.1.151515.	I <sub>OUT1</sub>	Ports P2, P3, P4, P5, P64 to P67, P7	3.2		
Output Current (Per 1 pin)	I <sub>OUT2</sub>	Ports P60 to P63	30	mA	
0 + 16 + 17 + 10	Σl <sub>OUT1</sub>	Ports P2, P3, P4, P5, P64 to P67, P7	120		
Output Current (Total)	Σl <sub>OUT2</sub>	Ports P60 to P63	120	mA	
Power Dissipation [Topr = 70°C]	PD		600	mW	
Soldering Temperature (time)	Tsld		260 (10 s)	°C	
Storage Temperature	Tstg		– 55 to 125	°C	
Operating Temperature	Topr		– 30 to 70	°C	

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Recommended operating conditions

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$ 

Parameter	Symbol	Pins	Conditions	Min	Max	Unit
			NORMAL mode		5.5	
Supply Voltage	$V_{DD}$		IDLE mode	4.5		v
			STOP mode	2.0		
	V <sub>IH1</sub> Except hysteresis input			V <sub>DD</sub> × 0.70		
Input High Voltage	V <sub>IH2</sub>	Hysteresis input		V <sub>DD</sub> × 0.75	V <sub>DD</sub>	V
	V <sub>IL1</sub>	Except hysteresis input		_	V <sub>DD</sub> × 0.30	
Input Low Voltage	$V_{IL2}$	Hysteresis input		0	V <sub>DD</sub> × 0.25	V
	fc	XIN, XOUT		4.0	8.0	
Clock Frequency			Normal frequency mode (FORS = 0, V <sub>DD</sub> = 4.5 to 5.5 V)	4.0	$f_{OSC} \le f_{C} \times 1.2 \le 8.0$	MHz
	fosc	f <sub>OSC</sub> OSC1, OSC2	Double frequency mode (FORS = 1, V <sub>DD</sub> = 4.5 to 5.5 V)	2.0	$f_{OSC} \le f_{C} \times 0.6 \le 4.0$	

Note 1: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

Note 2: Clock Frequency fc; The condition of supply voltage range is the value in NORMAL and IDLE modes.

Note 3: When using test video signal circuit, high frequency must be 8 MHz.

D.C. characteristics

 $(V_{SS} = 0 \text{ V}, T_{opr} = -30 \text{ to } 70^{\circ}\text{C})$ 

Parameter	Symbol	Pins	Conditions	Min	Тур.	Max	Unit	
Hysteresis Voltage	$V_{HS}$	Hysteresis inputs		_	0.9	-	٧	
	I <sub>IN1</sub>	TEST	$V_{DD} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V} / 0 \text{ V}$	_	-	± 2		
In most Commont	I <sub>IN2</sub>	Open drain ports	$V_{DD} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V} / 0 \text{ V}$	_	-	± 2		
Input Current	I <sub>IN3</sub>	Tri-state ports	$V_{DD} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V} / 0 \text{ V}$	_	-	± 2	μΑ	
	I <sub>IN4</sub>	RESET, STOP	$V_{DD} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V} / 0 \text{ V}$	_	-	± 2		
Input Resistance	R <sub>IN2</sub>	RESET		100	220	450	kΩ	
Output Leakage Current	I <sub>LO1</sub>	Sink open drain ports	V <sub>DD</sub> = 5.5 V, V <sub>OUT</sub> = 5.5 V	-	-	2		
	I <sub>LO2</sub>	Tri-state ports	$V_{DD} = 5.5 \text{ V}, \ V_{OUT} = 5.5 \text{ V} / 0 \text{ V}$	-	-	± 2	μΑ	
Output High Voltage	V <sub>OH2</sub>	Tri- state port	$V_{DD} = 4.5 \text{ V}, I_{OH} = -0.7 \text{ mA}$	4.1	-	_	٧	
Output Low Voltage	V <sub>OL</sub>	Except XOUT, OSC2 and ports P60 to P63	$V_{DD} = 4.5 \text{ V}, \ \ I_{OL} = 1.6 \text{ mA}$	_	-	0.4	V	
Output Low Current	I <sub>OL3</sub>	Ports P60 to P63	$V_{DD} = 4.5 \text{ V}, \ V_{OL} = 1.0 \text{ V}$	_	20	_	mA	
Supply Current in NORMAL mode			V <sub>DD</sub> = 5.5 V fc = 8 MHz	-	14	17	mA	
Supply Current in IDLE mode			$V_{IN} = 5.3 \text{ V} / 0.2 \text{ V}$	-	7	10	mA	
Supply Current in STOP mode			V <sub>DD</sub> = 5.5 V V <sub>IN</sub> = 5.3 V / 0.2 V	_	0.5	10	μΑ	

Note 1: Typical values show those at  $T_{opr} = 25$ °C ,  $V_{DD} = 5$  V.

Note 2: Input Current  $I_{IN1}$ ,  $I_{IN4}$ ; The current through pull-up or pull-down resistor is not included.

Note3: Supply Current  $I_{DD}$ ; The current (Typ. 0.5 mA) through ladder resistors of ADC is included in NORMAL mode and IDEL mode.

A/D conversion characteristics

 $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ Vto } 5.5 \text{V Topr} = -30 \text{ to } 70^{\circ}\text{C})$ 

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
	V <sub>AREF</sub>	supplied from V <sub>DD</sub> pin.	-	V <sub>DD</sub>	-	
Analog Reference Voltage	V <sub>ASS</sub>	supplied from V <sub>SS</sub> pin.	-	0	-	V
Analog Reference Voltage Range	$\triangle V_{AREF}$	$=V_{DD}-V_{SS}$	-	V <sub>DD</sub>	-	
Analog Input Voltage	V <sub>AIN</sub>		V <sub>SS</sub>	-	$V_{DD}$	
Nonlinearity Error			-	-	± 1	
zero Point Error		],, ,,,,,	_	-	± 2	Lan
Full Scale Error		$V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}$	_	_	± 2	LSB
Total Error			_	_	± 3	

A.C. characteristics


 $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, T_{opr} = -30 \text{ to } 70^{\circ}\text{C})$ 

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
Machine Cude Time	tcy	In NORMAL mode	0.5	-	1.0	μS
Machine Cycle Time	tcy	In IDLE mode	0.5			
High-Level Clock Pulse Width	t <sub>WCH</sub>	For external clock operation	62.5	_	-	ns
Low-Level Clock Pulse Width	t <sub>WCL</sub>	(XIN input) , fc = 8 MHz	02.3	_		


Recommended oscillating condition

$$(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, T_{opr} = -30 \text{ to } 70^{\circ}\text{C})$$

Davasatas	0	<b>-</b>	Recommended	Recommended Conditions		
Parameter	Oscillator	Frequency	Oscillator	C <sub>1</sub>	C <sub>2</sub>	
	Ceramic Resonator		KYOCERA KBR8.0M	30 pF	30 pF	
	ceramic resonator	4 MHz	KYOCERA KBR4.0MS	30 pi	30 pi	
High-frequency		4 IVITIZ	MURATA CSA4.00MG			
Oscillation	Crystal Oscillator	8 MHz	TOYOCOM 210B 8.0000	20.5	20 5	
		4 MHz	TOYOCOM 204B 4.0000	20 pF	20 pF	
OSD	LC Resonator	8 MHz	TOKO A285TNIS-11695 (5 mm)			
		7 MHz	TOKO TBEKSES-30375FBY	_	=	



(1) High-frequency



(2) LC Resonator for OSD

Note: On our OSD circuit, the horizontal display start position is determined by counting the clock from LC oscillator. So, the unstable start of oscillation after the rising edge of Horizontal Sync. Signal will be cause the OSD distortion.

Generally, smaller C and larger L make clearer wave form at the beginning of oscillation.

We recommend that the value of LC oscillator should be equal and bigger than 33µH.

Note: To keep reliable operation, shield the device electrically with the metal plate on its package mold surface against the high electric field, for example, by CRT (Cathode Ray Tube).