
- Low  $r_{DS(on)} \dots 0.09 \Omega$  Typ at  $V_{GS} = -10 \text{ V}$
- 3 V Compatible
- Requires No External V<sub>CC</sub>
- **TTL and CMOS Compatible Inputs**
- $V_{GS(th)} = -1.5 \text{ V Max}$
- Available in Ultrathin TSSOP Package (PW)
- ESD Protection Up to 2 kV per MIL-STD-883C, Method 3015


#### description


The TPS1101 is a single, low-r<sub>DS(on)</sub>, P-channel, enhancement-mode MOSFET. The device has been optimized for 3-V or 5-V power distribution in battery-powered systems by means of the Texas Instruments LinBiCMOS™ process. With a maximum V<sub>GS(th)</sub> of -1.5 V and an I<sub>DSS</sub> of only 0.5 μA, the TPS1101 is the ideal high-side switch for low-voltage, portable battery-management systems where maximizing battery life is a primary concern. The low r<sub>DS(on)</sub> and excellent ac characteristics (rise time 5.5 ns typical) of the TPS1101 make it the logical choice for low-voltage switching applications such as power switches for pulse-width-modulated (PWM) controllers or motor/bridge drivers.

The ultrathin thin shrink small-outline package or TSSOP (PW) version fits in height-restricted places where other P-channel MOSFETs cannot. The size advantage is especially important where board height restrictions do not allow for an small-outline integrated circuit (SOIC) package. Such applications include notebook computers, personal digital assistants (PDAs), cellular



**D PACKAGE** 





NC - No internal connection

telephones, and PCMCIA cards. For existing designs, the D-packaged version has a pinout common with other P-channel MOSFETs in SOIC packages.

#### **AVAILABLE OPTIONS**

	PACKAGED	PACKAGED DEVICEST						
ТЈ	SMALL OUTLINE (D)	CHIP FORM (Y)						
-40°C to 150°C	TPS1101D	TPS1101PWLE	TPS1101Y					

<sup>&</sup>lt;sup>†</sup>The D package is available taped and reeled. Add an R suffix to device type (e.g., TPS1101DR). The PW package is only available left-end taped and reeled (indicated by the LE suffix on the device type; e.g., TPS1101PWLE). The chip form is tested at 25°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinBiCMOS is a trademark of Texas Instruments Incorporated




#### schematic



NOTE A: For all applications, all source terminals should be connected and all drain terminals should be connected.

#### **TPS1101Y** chip information

This chip, when properly assembled, displays characteristics similar to the TPS1101. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. The chips may be mounted with conductive epoxy or a gold-silicon preform.





SLVS079C - DECEMBER 1993 - REVISED AUGUST 1995

# absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

					UNIT	
Drain-to-source voltage, V <sub>DS</sub>				- 15	V	
Gate-to-source voltage, VGS	2 or – 15	V				
		Dipookogo	T <sub>A</sub> = 25°C	±0.62		
	V 27V	D package	T <sub>A</sub> = 125°C	±0.39		
	$V_{GS} = -2.7 \text{ V}$	1	T <sub>A</sub> = 25°C	±0.61		
		PW package	T <sub>A</sub> = 125°C	±0.38		
		D package	T <sub>A</sub> = 25°C	±0.88		
	Vaa - 3.V	D package	T <sub>A</sub> = 125°C	±0.47		
	VGS = −3 V	PW package	T <sub>A</sub> = 25°C	±0.86		
Continuous drain surrent (T. – 150°C) In T		P vv package	T <sub>A</sub> = 125°C	±0.45	Α	
Continuous drain current (T <sub>J</sub> = 150°C), I <sub>D</sub> <sup>‡</sup>		D package PW package	T <sub>A</sub> = 25°C	±1.52	A	
	V <sub>GS</sub> = -4.5 V		T <sub>A</sub> = 125°C	±0.71		
	VGS = -4.5 V		T <sub>A</sub> = 25°C	±1.44		
			T <sub>A</sub> = 125°C	±0.67		
		D package	T <sub>A</sub> = 25°C	±2.30		
	V <sub>GS</sub> = -10 V	D package	T <sub>A</sub> = 125°C	±1.04		
	VGS = -10 V	PW package	T <sub>A</sub> = 25°C	±2.18		
		P vv package	T <sub>A</sub> = 125°C	±0.98		
Pulsed drain current, ID <sup>‡</sup>			T <sub>A</sub> = 25°C	±10	Α	
Continuous source current (diode conduction), IS T <sub>A</sub> = 25°C						
Storage temperature range, T <sub>stg</sub> -55 to 150						
Operating junction temperature range, T <sub>J</sub> -40 to 150						
Operating free-air temperature range, T <sub>A</sub> -40 to 125						
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds						

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR <sup>‡</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	791 mW	6.33 mW/°C	506 mW	411 mW	158 mW
PW	710 mW	5.68 mW/°C	454 mW	369 mW	142 mW

<sup>‡</sup> Maximum values are calculated using a derating factor based on  $R_{\theta JA} = 158^{\circ}\text{C/W}$  for the D package and  $R_{\theta JA} = 176^{\circ}\text{C/W}$  for the PW package. These devices are mounted on an FR4 board with no special thermal considerations.



<sup>‡</sup> Maximum values are calculated using a derating factor based on R<sub>θJA</sub> = 158°C/W for the D package and R<sub>θJA</sub> = 176°C/W for the PW package. These devices are mounted on an FR4 board with no special thermal considerations.

# TPS1101, TPS1101Y SINGLE P-CHANNEL ENHANCEMENT-MODE MOSFETS

SLVS079C - DECEMBER 1993 - REVISED AUGUST 1995

# electrical characteristics at $T_J = 25^{\circ}C$ (unless otherwise noted)

# static


	PARAMETER	TES	T CONDITION	vic.	-	TPS1101		T	PS1101Y	′	UNIT
	PARAMETER	IES	CONDITIO	NO	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V <sub>GS(th)</sub>	Gate-to-source threshold voltage	$V_{DS} = V_{GS}$ , $I_{D} = -250 \mu\text{A}$		-1	-1.25	-1.5		-1.25		V	
V <sub>SD</sub>	Source-to-drain voltage (diode-forward voltage)†	$I_S = -1 \text{ A}, \qquad V_{GS} = 0 \text{ V}$			-1.04			-1.04		V	
IGSS	Reverse gate current, drain short circuited to source	V <sub>DS</sub> = 0 V,	V <sub>GS</sub> = -12	V			±100				nA
Inno	Zero-gate-voltage drain	V <sub>DS</sub> = -12 V,	\/oo = 0 \/	T <sub>J</sub> = 25°C			-0.5				
IDSS	current	VDS = -12 v,	VGS = 0 V	T <sub>J</sub> = 125°C			-10				μΑ
		$V_{GS} = -10 \text{ V}$	$I_D = -2.5 A$			90			90		
	Static drain-to-source	$V_{GS} = -4.5 \text{ V}$	$I_D = -1.5 A$			134	190		134		mΩ
rDS(on)	on-state resistance†	$V_{GS} = -3 V$	I- 0.5 A			198	310		198		11122
		$V_{GS} = -2.7 \text{ V}$	$I_D = -0.5 A$	_		232	400		232		
9fs	Forward transconductance†	$V_{DS} = -10 \text{ V},$	I <sub>D</sub> = -2 A	I <sub>D</sub> = -2 A		4.3			4.3	·	S

<sup>†</sup> Pulse test: pulse duration ≤ 300 μs, duty cycle ≤ 2%

#### dynamic

	DADAMETED		TEST CONDITIONS			TPS1101, TPS1101Y			
	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT		
Qg	Total gate charge					11.25			
Qgs	Gate-to-source charge	$V_{DS} = -10 \text{ V},$	$V_{GS} = -10 V$ ,	$I_{D} = -1 A$		1.5		nC	
Q <sub>gd</sub>	Gate-to-drain charge	1				2.6			
td(on)	Turn-on delay time					6.5		ns	
td(off)	Turn-off delay time	$V_{DD} = -10 \text{ V},$	$R_{I} = 10 \Omega$	$I_{D} = -1 A$		19		ns	
t <sub>r</sub>	Rise time	$R_G = 6 \Omega$	See Figures 1 and 2			5.5		ns	
t <sub>f</sub>	Fall time					13			
trr(SD)	Source-to-drain reverse recovery time	$I_F = 5.3 A$ ,	di/dt = 100 A/μs			16			

#### PARAMETER MEASUREMENT INFORMATION



**Figure 1. Switching-Time Test Circuit** 

Figure 2. Switching-Time Waveforms


#### **TYPICAL CHARACTERISTICS**

# **Table of Graphs**

		FIGURE
Drain current	vs Drain-to-source voltage	3
Drain current	vs Gate-to-source voltage	4
Static drain-to-source on-state resistance	vs Drain current	5
Capacitance	vs Drain-to-source voltage	6
Static drain-to-source on-state resistance (normalized)	vs Junction temperature	7
Source-to-drain diode current	vs Source-to-drain voltage	8
Static drain-to-source on-state resistance	vs Gate-to-source voltage	9
Gate-to-source threshold voltage	vs Junction temperature	10
Gate-to-source voltage	vs Gate charge	11





#### **TYPICAL CHARACTERISTICS**



# **DRAIN CURRENT GATE-TO-SOURCE VOLTAGE** - 10 $V_{DS} = -10 \text{ V}$ T<sub>J</sub> = 25°C -8 $T_J = -40^{\circ}C$ TJ = 150°C - 6 - 4 - 2 0 -2 - 5 V<sub>GS</sub> – Gate-to-Source Voltage – V Figure 4

# STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE






$$\begin{tabular}{lll} & \begin{tabular}{lll} & \begin{tabular}{lll$$

Figure 6

#### TYPICAL CHARACTERISTICS


# STATIC DRAIN-TO-SOURCE **ON-STATE RESISTANCE (NORMALIZED)**

# JUNCTION TEMPERATURE




# **SOURCE-TO-DRAIN DIODE CURRENT**





# STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE



# **GATE-TO-SOURCE THRESHOLD VOLTAGE**




Figure 10

#### TYPICAL CHARACTERISTICS

#### GATE-TO-SOURCE VOLTAGE vs GATE CHARGE





Figure 11

#### THERMAL INFORMATION

### **DRAIN CURRENT** vs **DRAIN-TO-SOURCE VOLTAGE** - 100 Single Pulse See Note A -10 0.001 s I<sub>D</sub> – Drain Current – A 0.01 s 0.1 s1 s 10 s - 0.1 DC T<sub>J</sub> = 150°C TA = 25°C -0.01- 0.1 - 10 - 100 V<sub>DS</sub> - Drain-to-Source Voltage - V NOTE A: Values are for the D package and are

FR4-board-mounted only.

Figure 12



NOTE A: Values are for the D package and are FR4-board-mounted only.

0.01

Figure 13

0.1

tw - Pulse Duration - s

# **APPLICATION INFORMATION**

0.1

0.001




Figure 14. Notebook Load Management




Figure 15. Cellular Phone Output Drive



10





i.com 6-Dec-2006

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPS1101D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS1101DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS1101DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS1101DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS1101PWLE	OBSOLETE	TSSOP	PW	16		TBD	Call TI	Call TI
TPS1101PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS1101PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

14-Jul-2012 www.ti.com


# TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**





#### **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

#### \*All dimensions are nominal

I	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TPS1101DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
	TPS1101PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 14-Jul-2012



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS1101DR	SOIC	D	8	2500	340.5	338.1	20.6
TPS1101PWR	TSSOP	PW	16	2000	367.0	367.0	35.0

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

www.ti.com/communications

www.ti.com/consumer-apps

www.ti.com/computers

www.ti.com/energy

www.ti.com/industrial

www.ti.com/medical

www.ti.com/security

Products		Applications
Audia	ununu ti com/ou dio	Automotivo on

Wireless Connectivity

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio **Amplifiers** amplifier.ti.com Communications and Telecom **Data Converters** dataconverter.ti.com Computers and Peripherals **DLP® Products** Consumer Electronics www.dlp.com DSP dsp.ti.com **Energy and Lighting** Clocks and Timers www.ti.com/clocks Industrial Interface interface.ti.com Medical Logic logic.ti.com Security Power Mgmt Space, Avionics and Defense power.ti.com

www.ti.com/wirelessconnectivity

www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

www.ti-rfid.com

**OMAP Mobile Processors** www.ti.com/omap **TI E2E Community** e2e.ti.com