

TPS3422

Single-Channel, Push-Button Controller with Configurable Delay and Reset Pulse

Check for Samples: TPS3422

FEATURES

- Very Small Package: 1.45-mm × 1-mm SON
- Single Input with Internal Pull-Up Resistor
- Low Supply Current: 250 nA
 - Two-State Logic User-Selectable Input Delay:
 - 7.5 s and 0 s (for example) and so forth
 - Multiple Timing Options Available
- Fixed Timeout Pulse at RST: 400 ms
 - Multiple Timing Options Available
- Active Low, Open-Drain Output

APPLICATIONS

- Smart Phones
- Tablets, Ultrabooks™
- Gaming Consoles
- Portable Consumer
- Navigation Devices
- Consumer Medical

DRY PACKAGE

1.45-mm x 1-mm SON

(TOP VIEW)

1

2

3

6

5

4

NC

тs

VCC

RST

GND


PB1

Network Routers

DESCRIPTION

The TPS3422 is a single-input, low-current, ultra small push-button reset timer device with a long timing setup delay to provide the intended system reset and avoid reset from short push-button closures or key presses. This reset configuration also allows for differentiation between software interrupts and hard system resets. The TPS3422 monitors one input (PB1) and outputs an active low reset pulse signal (RST) when PB1 is low for the selected time delay.

The TPS3422 has an open-drain input that can be wire-or'ed with other open-drain devices. The TPS3422 operates from 1.6 V to 6.5 V, over the -40° C to $+125^{\circ}$ C temperature range, and provides a precise, space-conscious micropower solution for system resetting needs.



NOTE: Connect TS to V_{DD} or ground for different PB time delays.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Ultrabooks is a trademark of Intel Corporation.

All other trademarks are the property of their respective owners.



SBVS215-SEPTEMBER 2012

www.ti.com

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with

appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

PRODUCT	DESCRIPTION
	 X is the push-button timer option. Y is the different reset timeout pulse option. ZZZ is the package designator. A is the tape or reel quantity.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over operating free-air temperature range, unless otherwise noted.

		VALUE	UNIT
	VCC	-0.3 to +7	V
	RST	-0.3 to +7	V
Voltage	PB1	-0.3 to +7	V
	TS	-0.3 to VCC + 0.3	V
Current	RST pin	±20	mA
Temperature ⁽²⁾	Operating junction, T _J	-40 to +125	°C
remperature	Storage, T _{stg}	-65 to +150	°C
Electrostatic discharge	Human body model (HBM)	2	kV
(ESD) ratings	Charge device model (CDM)	500	V

Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings (1)only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute maximum- rated conditions for extended periods my affect device reliability.

(2) As a result of the low dissipated power in this device, it is assumed that $T_J = T_A$.

THERMAL INFORMATION

		TPS3422		
	THERMAL METRIC ⁽¹⁾	DRY (µSON)	UNITS	
		6 PINS		
θ_{JA}	Junction-to-ambient thermal resistance	TBD		
θ _{JCtop}	Junction-to-case (top) thermal resistance	TBD		
θ_{JB}	Junction-to-board thermal resistance	TBD	°C/W	
τυΨ	Junction-to-top characterization parameter	TBD	°C/vv	
Ψ _{JB}	Junction-to-board characterization parameter	TBD		
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	TBD		

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

ELECTRICAL CHARACTERISTICS

All specifications are over the operating temperature range of $-40^{\circ}C < T_J < +125^{\circ}C$ and $1.6 \text{ V} \le \text{V}_{CC} \le 6.5 \text{ V}$, unless otherwise noted. Typical values are at $T_J = +25^{\circ}C$ and $\text{V}_{CC} = 3.3 \text{ V}$.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{CC}	Input supply range		1.6		6.5	V
		V _{CC} = 3.3 V		250		nA
	Supply current (standby)	$V_{CC} = 6.5 \text{ V}, \text{ T}_{J} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$			1	μA
		$V_{CC} = 6.5 \text{ V}, \text{ T}_{J} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$			TBD	μA
I _{CC}	Current (active times) (1)			6	12	μA
	Supply current (active timer) ⁽¹⁾	$\label{eq:PB1} \begin{array}{l} PB1 = 0 \ V, \ V_{CC} = 6.5 \ V, \\ T_{J} = -40^{\circ} C \ \mathrm{to} + 125^{\circ} C \end{array}$			TBD	μA
VIH	High-level input voltage	PB1	0.65 V _{CC}			V
V _{IL}	Low-level input voltage	PB1	0		0.25 V _{CC}	V
R _{PB1}	PB1 internal pull-up resistance		TBD	65	TBD	kΩ
		V _{CC} > 4.5 V, I _{SINK} = 8 mA			0.3	V
V _{OL}	Low-level output voltage	V _{CC} > 3.3 V, I _{SINK} = 5 mA			0.3	V
		V _{CC} > 1.6 V, I _{SINK} = 3 mA			0.3	V
I _{lkg(OD)}	Open-drain output leakage current	High impedance, V _{RST} = 6.5 V	-0.35		0.35	μA

(1) Excludes current through the pull-up resistor between the input and supply.

TIMING REQUIREMENTS

All specifications are over the operating temperature range of $-40^{\circ}C < T_{J} < +125^{\circ}C$ and 1.6 V $\leq V_{CC} \leq 6.5$ V, unless otherwise noted. Typical values are at $T_{J} = +25^{\circ}C$ and $V_{CC} = 3.3$ V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
			-10%		10%	
t _{timer}	Push-button timer ⁽¹⁾	TPS3422Ey: TS = GND	6.75	7.5	8.25	S
		TPS3422Ey: TS = V _{CC}		0		S
	Depart mulas		-10%		10%	
t _{rst}	Reset pulse	TPS3422xG	360	400	440	ms
t _{dd}	Detection delay (from input to RST) ⁽²⁾	For 0-s t _{timer} condition		150		μs
	Start-up time ⁽²⁾	V _{CC} rising		150		μs

(1) For the TPS3422xy devices with a 0-s delay while TS = V_{CC}, this option is only for factory testing and is not intended for normal operation. In normal operation, TS should be tied to GND.

(2) For the TPS3422xy devices with a 0-second delay when TS = V_{CC}, reset asserts in t_{dd} time when the PB1 input goes low in this configuration. During start up, if the PB1 input is low, reset asserts after a (t_{dd} + Start-up time) delay. This value is specified by design.

SBVS215-SEPTEMBER 2012

www.ti.com

PARAMETRIC MEASUREMENT INFORMATION

TIMING DIAGRAM




Figure 1. Timing Diagram



PIN CONFIGURATION

DRY PACKAGE 1.45-mm × 1-mm SON (Top View)						
RST	1	6	NC			
GND	2	5	TS			
PB1	3	4	VCC			

PIN DESCRIPTIONS

PIN		DESCRIPTION			
NAME	NO.	DESCRIPTION			
GND	2	Ground			
PB1	3	Push-button input. PB1 must be held low for greater than t _{timer} time to assert the reset output.			
NC	6	No connection			
RST	1	Active low, open-drain output. Reset is asserted (goes low) for t_{rst} time when the push-button input is held low for greater than the t_{timer} time.			
TS	5	Time delay selection input. Connect to V_{CC} or GND for different t_{timer} selections. In normal operation, the TS pin state should not be changed because it is intended to be either permanently at GND or V_{CC} . If switching the TS pin is required, it should only be done during power off.			
VCC	4	Supply voltage input. Connect a 1.6-V to 5.5-V supply to VCC to power the device. It is good analog design practice to place a 0.1-µF ceramic capacitor close to this pin.			

FUNCTIONAL BLOCK DIAGRAM




Figure 2. Block Diagram



GENERAL DESCRIPTION

The TPS3422 is a single-channel, push-button reset device with an extended setup period to prevent resets occurring from short-duration switch closures. The TPS3422 has an open-drain output that asserts for the reset timeout period when the PB1 input is held low for the push-button timer period. The TPS3422 also has a TS pin that selects between two different push-button timing options by connecting the pin to either GND or V_{CC} .

INPUT (PB1)

The TPS3422 has one input, PB1. PB1 has an internal pull-up resistor to V_{CC} . When input conditions are met (that is, when the input is held low for the push-button timer period, t_{timer}), the device asserts a single reset pulse of a fixed time (t_{rst}), as shown in Figure 3. Because t_{rst} is a fixed time pulse, reset de-assertion is independent of the input. A reset pulse occurs only one time after each valid input condition. The input pin must be released (goes high) and then driven low for the t_{timer} period before RST asserts again.




Figure 3. Application Diagram



TPS3422

PUSH-BUTTON TIMER SELECTION (TS)

The TPS3422 offers two different t_{timer} options for system flexibility, with the use of the TS pin. Based on pin connection, connecting to GND or V_{CC} results in two different timing options.

During normal operation, the TS pin state should not be changed because TS is intended to be either permanently connected to GND or V_{CC} . The state of the TS pin is checked during power-up; therefore, if a different timing option is desired the state must be changed during power-off to avoid false operation.

OUTPUT (RST)

The TPS3422 has an open-drain output. A pull-up resistor must be used to hold the line high when the output is in a high-impedance state (not asserted). By connecting a pull-up resistor to the proper voltage rail, the output can be connected to other devices at the correct interface voltage levels. The TPS3422 output can be pulled up to 6.5 V, independent of the device supply voltage. To ensure proper voltage levels, some thought should be given while choosing the pull-up resistor values. The pull-up resistor value is determined by V_{OL} , sink current capability, and output leakage current ($I_{lkq(OD)}$). These values are specified in the Electrical Charactersitcs table.

The *Input (PB1)* section describes how the output is asserted or deasserted. Refer to Figure 1 for a timing diagram that describes the relationship between the PB1 input and the output.



PACKAGING INFORMATION

Orderable Device	Status	Package Type			Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Samples
	(1)		Drawing			(2)		(3)	(Requires Login)
TPS3422EGDRYR	PREVIEW	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3422EGDRYT	PREVIEW	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA



- C. SON (Small Outline No-Lead) package configuration.
- Δ The exposed lead frame feature on side of package may or may not be present due to alternative lead frame designs.
- E. This package complies to JEDEC MO-287 variation UFAD.
- 🖄 See the additional figure in the Product Data Sheet for details regarding the pin 1 identifier shape.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated