

SLVS897B – JANUARY 2009 – REVISED APRIL 2011

1-A Step Down Converter in 2 x 2 QFN Package

Check for Samples: TPS62590

FEATURES

- Output Current up to 1000 mA
- Input Voltage Range from 2.5 V to 5.5 V
- Output Voltage Accuracy in PWM mode ±2.5%
- Typ. 15-µA Quiescent Current
- 100% Duty Cycle for Lowest Dropout
- Available in a 2 × 2 × 0.8 mm QFN Package
- For Improved Features Set, See TPS62290

APPLICATIONS

- Portable Handheld
- WLAN
- Low Power DSP Supply
- POL

DESCRIPTION


The TPS62590 device is a high efficiency synchronous step down converter, optimized for battery powered portable applications. It provides up to 1000-mA output current from batteries, such as single Li-Ion or other common chemistry AA and AAA cells.

With an input voltage range of 2.5 V to 5.5 V, the device is targeted to power a large variety of portable handheld equipment or POL applications.

The TPS62590 family operates at 2.25-MHz fixed switching frequency and enters a Power Save Mode operation at light load currents to maintain a high efficiency over the entire load current range.

The Power Save Mode is optimized for low output voltage ripple. For low noise applications, the device can be forced into fixed frequency PWM mode by pulling the MODE pin high. In the shutdown mode the current consumption is reduced to less than 1 μ A. The TPS62590 allows the use of small inductors and capacitors to achieve a small solution size.

The TPS62590 is available in a 2-mm \times 2-mm 6-pin QFN package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.

TPS62590



SLVS897B-JANUARY 2009-REVISED APRIL 2011

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

| T _A | PART NUMBER | OUTPUT VOLTAGE ⁽²⁾ | PACKAGE ⁽³⁾ | PACKAGE DESIGNATOR | ORDERING | PACKAGE MARKING |
|----------------|-------------|----------------------------------|------------------------|-----------------------|-------------|--------------------|
| –40°C to 85°C | TPS62590 | adjustable | QFN 2 x 2 | DRV | TPS62590DRV | OAL |

Table 1. ORDERING INFORMATION⁽¹⁾

(1) The DRV (2-mm x 2-mm 6-terminal QFN) packages are available in tape on reel. Add R suffix to order quantities of 3000 parts per reel (TPS62590DRVR), and T suffix to order quantities with 250 parts per reel (TPS62590DRVT)

(2) Contact TI for other fixed output voltage options

(3) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | VALUE | UNIT |
|------------------|--|-------------------------|--|------|
| VI | Input voltage range ⁽²⁾ | | –0.3 to 7 | |
| | Voltage range at EN, I | MODE | -0.3 to V _{IN} +0.3, \leq 7 | V |
| | Voltage on SW Peak output current | | –0.3 to 7 | |
| | | | Internally limited | А |
| | | HBM Human body model | 2 | kV |
| | ESD rating ⁽³⁾ | CDM Charge device model | 1 | κv |
| | | Machine model | 200 | V |
| TJ | Maximum operating junction temperature | | -40 to 125 | °C |
| T _{stg} | Storage temperature r | ange | -65 to 150 | C |

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

(3) The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin. The machine model is a 200-pF capacitor discharged directly into each pin.

THERMAL INFORMATION

| | THERMAL METRIC ⁽¹⁾ | TPS62590 | |
|--------------------|--|--------------|-------|
| | | DRV (6 PINS) | UNITS |
| θ _{JA} | Junction-to-ambient thermal resistance | 69.4 | |
| θ _{JCtop} | Junction-to-case (top) thermal resistance | 79.8 | |
| θ_{JB} | Junction-to-board thermal resistance | 38.7 | °C/W |
| Ψ _{JT} | Junction-to-top characterization parameter | 1.3 | C/W |
| Ψ_{JB} | Junction-to-board characterization parameter | 39.1 | |
| θ_{JCbot} | Junction-to-case (bottom) thermal resistance | 9.0 | |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

RECOMMENDED OPERATING CONDITIONS

| | | MIN | NOM MAX | UNIT |
|-----------------|---|------|-----------------|------|
| V_{IN} | Supply voltage | 2.5 | 5.5 | V |
| | Output voltage range for adjustable voltage | 0.75 | V _{IN} | V |
| T _A | Operating ambient temperature | -40 | 85 | °C |
| TJ | Operating junction temperature | -40 | 125 | °C |



SLVS897B - JANUARY 2009 - REVISED APRIL 2011

www.ti.com


ELECTRICAL CHARACTERISTICS

Over full operating ambient temperature range, typical values are at $T_A = 25^{\circ}C$. Unless otherwise noted, specifications apply for condition $V_{IN} = EN = 3.6V$. External components $C_{IN} = 10\mu F$ 0603, $C_{OUT} = 10\mu F$ 0603, $L = 2.2\mu H$, refer to parameter measurement information.

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNI |
|-----------------------|---|---|-------|------|----------|-----|
| SUPPLY | | | | | | |
| VI | Input voltage range | | 2.5 | | 5.5 | V |
| 1- | Output current | V _{IN} 2.7 V to 5.5 V | | | 1000 | mA |
| lo | Output current | V _{IN} 2.5 V to 2.7 V | 6 | | 600 | |
| | | $I_O = 0$ mA, PFM mode enabled (MODE = GND) device not switching, See $^{(1)}$ | | 15 | | μA |
| ΙQ | Operating quiescent current | $ I_O = 0 \text{ mA, switching with no load} \\ (\text{MODE} = \text{V}_{\text{IN}}) \text{ PWM operation,} \\ \text{V}_O = 1.8 \text{ V, } \text{V}_{\text{IN}} = 3 \text{ V} $ | | 3.8 | | mA |
| I _{SD} | Shutdown current | EN = GND | | 0.5 | | μA |
| 1.11.4.0 | | Falling | | 1.85 | | |
| UVLO | Undervoltage lockout threshold | Rising | | 1.95 | | V |
| ENABLE, | MODE | · · · | | | | |
| V _{IH} | High level input voltage, EN, MODE | $2.5 \text{ V} \leq \text{V}_{\text{IN}} \leq 5.5 \text{ V}$ | 1 | | V_{IN} | V |
| V _{IL} | Low level input voltage, EN, MODE | $2.5 \text{ V} \leq \text{V}_{\text{IN}} \leq 5.5 \text{ V}$ | 0 | | 0.4 | V |
| l _l | Input bias current, EN, MODE | EN, MODE = GND or V_{IN} | | 0.01 | 1 | μA |
| POWER S | WITCH | • | | | | |
| 5 | High-side MOSFET on-resistance | | | 250 | | |
| R _{DS(on)} | Low-side MOSFET on-resistance | $V_{IN} = V_{GS} = 3.6 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$ | | 190 | | mΩ |
| I _{LIMF} | Forward current limit MOSFET high-side and low-side | V _{IN} = V _{GS} = 3.6 V | 1.19 | 1.4 | 1.68 | A |
| - | Thermal shutdown | Increasing junction temperature | | 140 | | ** |
| T _{SD} | Thermal shutdown hysteresis | Decreasing junction temperature | | 20 | | °C |
| OSCILLAT | FOR | · · · | | | | |
| f _{SW} | Oscillator frequency | $2.5 V \le V_{IN} \le 5.5 V$ | | 2.25 | | MH |
| OUTPUT | | · · · | | | | |
| Vo | Adjustable output voltage range | | 0.75 | | VI | V |
| V _{ref} | Reference voltage | | | 600 | | m∖ |
| V _{FB(PWM)} | Feedback voltage | $\begin{array}{l} \text{MODE} = \text{V}_{\text{IN}}, \text{ PWM operation}, \\ \text{2.5 V} \leq \text{V}_{\text{IN}} \leq \text{5.5 V}, \text{ See }^{(2)} \end{array}$ | -2.5% | 0% | 2.5% | |
| V _{FB(PFM)} | Feedback voltage PFM mode | MODE = GND, device in PFM mode, +1% voltage positioning active, See ⁽¹⁾ | | 1% | | |
| | Load regulation | | | -1 | | %// |
| t _{Start Up} | Start-up time | Time from active EN to reach 95% of $\rm V_O$ | | 500 | | μs |
| t _{Ramp} | V _O ramp-up time | Time to ramp from 5% to 95% of $\rm V_{O}$ | | 250 | | μs |
| l _{lkg} | Leakage current into SW pin | $V_{I} = 3.6 V, V_{I} = V_{O} = V_{SW}, EN = GND,$ See ⁽³⁾ | | 0.1 | 1 | μA |




PIN ASSIGNMENTS



TERMINAL FUNCTIONS

| TERMINAL | | 1/0 | DESCRIPTION |
|----------------------|-----|-----|---|
| NAME | NO. | 1/0 | DESCRIPTION |
| VIN | 5 | PWR | VIN power supply pin. |
| GND | 6 | PWR | GND supply pin |
| EN | 4 | I | This is the enable pin of the device. Pulling this pin to low forces the device into shutdown mode. Pulling this pin to high enables the device. This pin must be terminated. |
| SW | 1 | OUT | This is the switch pin and is connected to the internal MOSFET switches. Connect the external inductor between this terminal and the output capacitor. |
| FB | 3 | I | Feedback Pin for the internal regulation loop. Connect the external resistor divider to this pin. In case of fixed output voltage option, connect this pin directly to the output capacitor |
| MODE | 2 | I | MODE pin = high forces the device to operate in fixed-frequency PWM mode. Mode pin = low enables the Power Save Mode with automatic transition from PFM mode to fixed-frequency PWM mode. |
| PwPd (PowerPAD™) | | | Must be soldered to achieve appropriate power dissipation. Should be connected to GND. |

FUNCTIONAL BLOCK DIAGRAM





PARAMETER MEASUREMENT INFORMATION




Table 2. List of Components:


| COMPONENT REFERENCE | PART NUMBER | MANUFACTURER | VALUE |
|---------------------------------|---------------------------|--------------------------|--------------------------|
| C _{IN} | GRM188R60J106M | Murata | 10 µF, 6.3V. X5R Ceramic |
| C _{OUT} | GRM188R60J106M | Murata | 10 µF, 6.3V. X5R Ceramic |
| C ₁ | | Murata | 22 pF, Ceramic |
| L ₁ | LPS3015 | Coilcraft | 2.2 μH, 110mΩ |
| R ₁ , R ₂ | Values depending on the p | rogrammed output voltage | |

TYPICAL CHARACTERISTICS

Table 3. Table Of Graphs

| | | FIGURE |
|------------------------------|--|-----------|
| Efficiency | vs Output Voltage V _{OUT} = 1.8 V (Power Save Mode) | Figure 1 |
| | vs Output Voltage V _{OUT} = 1.8 V (Forced PWM Mode) | Figure 2 |
| | vs Output Voltage V _{OUT} = 3.3 V (Power Save Mode) | Figure 3 |
| | vs Output Voltage V _{OUT} = 3.3 V (Forced PWM Mode) | Figure 4 |
| Output Voltage | vs Output Current V _{OUT} = 1.8 V (Forced PWM Mode) | Figure 5 |
| | vs Output Current V _{OUT} = 1.8 V (Power Save Mode) | Figure 6 |
| | vs Output Current V _{OUT} = 3.3 V (Forced PWM Mode) | Figure 7 |
| | vs Output Current V _{OUT} = 3.3 V (Power Save Mode) | Figure 8 |
| Transient Behavior | PFM Load Transient | Figure 9 |
| | PFM Line Transient | Figure 10 |
| | PWM Load Transient | Figure 11 |
| | PWM Line Transient | Figure 12 |
| | Typical Operation – PFM Mode | Figure 13 |
| | Typical Operation – PWM Mode | Figure 14 |
| Shutdown Current | into VIN vs. Input Voltage | Figure 15 |
| Quiescent Current | vs Input Voltage | Figure 16 |
| Static Drain-Source On-State | | Figure 17 |
| Resistance | vs Input Voltage | Figure 18 |










SLVS897B – JANUARY 2009 – REVISED APRIL 2011













Figure 6.

OUTPUT VOLTAGE vs




TPS62590



www.ti.com

SLVS897B-JANUARY 2009-REVISED APRIL 2011




e Dase - 20 µs/D



PWM LOAD TRANSIENT

| V _{IN} 3.6 V to 4. | 2 V | | - | | | : | | | |
|--|---|---|---|--|---------------------------------|------------------|------------|----------|----------|
| 500 mV/Div | | | - | | | : | : | | |
| | | _ | - | | : } | : | : | | 4 |
| and a state of the state of the state of the | | | | | : 1 | | | | |
| an a Rise an financia an Rivelli, al Real Red al. | | | | | | | - | | |
| | | | _ | | | 2 | : | | - |
| | | | - | | | : | : | | |
| | | | | | | 1 | 1 | | - |
| | | | _ | | | 2 | 1 | | |
| n shan sheri pasheri | ++++++ | | | | | hhh | inin' | dahr | |
| | | | | | | | | | |
| Displaying the Article States | Ponotening ^o le | an a fai le ma e Jac Inda an | | ane transferre | ind ten india I | Mill) | , ku (j | n in the | ьų |
| · · · · · · · · · · · · · · · · · · · | formation to particular | f Ar Afreije mar Ajve Instanza posljegi mag | alazatlajlatis Sustana gunu - | nnellynteglegoe mellyntegegeg | indates fields alt-dentation | 9044) 1 | akuna, | ињ. | 64)A |
| V _{OUT} = 1.8 V, | Pearotentap ^a le domeste (officie | i nu fisije mu sje | | nnedyniediadae innedyniediadae | instructure all-decidies | 40,000 1 1 | a konta | ица. | |
| V _{OUT} = 1.8 V, 50 mV/Div, | | in in the point of the second s | aderanijecjesjin Pomote sengen - - - - | | | | 1400), | ин. | ы () |
| V _{OUT} = 1.8 V, | | (marates) (filma | | | | | 1400 | | |
| V _{OUT} = 1.8 V, 50 mV/Div, | | | | | | | | ••• | |
| V _{OUT} = 1.8 V, 50 mV/Div, I _{OUT} = 50 mA, | | | | | | | | | |
| V _{OUT} = 1.8 V, 50 mV/Div, I _{OUT} = 50 mA, | | | | Anny Long Long Long Anny Long Long Long - - - - - - - - | | | | | |
| V _{OUT} = 1.8 V, 50 mV/Div, I _{OUT} = 50 mA, | | | | | | | | | |

Figure 11.



Time Base - 20 μs/Div Figure 10.

PWM LINE TRANSIENT





Figure 12.



SLVS897B – JANUARY 2009 – REVISED APRIL 2011

www.ti.com



5


5.5

TPS62590



www.ti.com

SLVS897B-JANUARY 2009-REVISED APRIL 2011





DETAILED DESCRIPTION

OPERATION

The TPS62590 step down converter operates with typically 2.25-MHz fixed frequency pulse width modulation (PWM) at moderate to heavy load currents. At light load currents, the converter can automatically enter Power Save Mode and operates then in PFM mode.

During PWM operation, the converter use a unique fast response voltage mode controller scheme with input voltage feed-forward to achieve good line and load regulation allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the High Side MOSFET switch is turned on. The current flows now from the input capacitor via the High Side MOSFET switch through the inductor to the output capacitor and load. During this phase, the current ramps up until the PWM comparator trips and the control logic turns off the switch. The current limit comparator also turns off the switch if the current limit of the High Side MOSFET switch is exceeded. After a dead time preventing shoot through current, the Low-Side MOSFET rectifier is turned on and the inductor current ramps down. The current flows now from the inductor to the output capacitor and to the load. It returns to the inductor through the Low-Side MOSFET rectifier.

The next cycle is initiated by the clock signal again turning off the Low-Side MOSFET rectifier and turning on the High-Side MOSFET switch.

POWER SAVE MODE

The Power Save Mode is enabled with MODE Pin set to low level. If the load current decreases, the converter will enter Power Save Mode operation automatically. During Power Save Mode the converter skips switching and operates with reduced frequency in PFM mode with a minimum quiescent current to maintain high efficiency. The converter will position the output voltage +1% above the nominal output voltage typically. This voltage positioning feature minimizes voltage drops caused by a sudden load step.

The transition from PWM mode to PFM mode occurs once the inductor current in the Low-Side MOSFET switch becomes zero, which indicates discontinuous conduction mode.

During the Power Save Mode the output voltage is monitored with a PFM comparator. As the output voltage falls below the PFM comparator threshold of VOUT nominal +1%, the device starts a PFM current pulse. For this the High-Side MOSFET switch will turn on and the inductor current ramps up. After the On-time expires, the switch is turned off and the Low-Side MOSFET switch is turned on until the inductor current becomes zero.

The converter effectively delivers a current to the output capacitor and the load. If the load is below the delivered current, the output voltage will rise. If the output voltage is equal or higher than the PFM comparator threshold, the device stops switching and enters a sleep mode with typical 15µA current consumption.

If the output voltage is still below the PFM comparator threshold, a sequence of further PFM current pulses are generated until the PFM comparator threshold is reached. The converter starts switching again once the output voltage drops below the PFM comparator threshold.

With a fast single threshold comparator, the output voltage ripple during PFM mode operation can be kept small. The PFM Pulse is time controlled, which allows to modify the charge transferred to the output capacitor by the value of the inductor. The resulting PFM output voltage ripple and PFM frequency depend in first order on the size of the output capacitor and the inductor value. Increasing output capacitor values and inductor values will minimize the output ripple. The PFM frequency decreases with smaller inductor values and increases with larger values.

The PFM mode is left and PWM mode entered in case the output current can not longer be supported in PFM mode. The Power Save Mode can be disabled through the MODE pin set to high. The converter will then operate in fixed frequency PWM mode.

Dynamic Voltage Positioning

This feature reduces the voltage under/overshoots at load steps from light to heavy load and vice versa. It is active in Power Save Mode and regulates the output voltage 1% higher than the nominal value. This provides more headroom for both the voltage drop at a load step, and the voltage increase at a load throw-off.

SLVS897B-JANUARY 2009-REVISED APRIL 2011



www.ti.com




Figure 19. Power Save Mode Operation

100% Duty Cycle Low Dropout Operation

The device starts to enter 100% duty cycle Mode once the input voltage comes close the nominal output voltage. To maintain the output voltage, the High-Side MOSFET switch is turned on 100% for one or more cycles.

With further decreasing VIN the High-Side MOSFET switch is turned on completely. In this case, the converter offers a low input-to-output voltage difference. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range.

The minimum input voltage to maintain regulation depends on the load current and output voltage, and can be calculated as:

 $V_{IN}min = V_{O}max + I_{O}max \times R_{DS(on)}max + R_{L})$

With:

Iomax = maximum output current plus inductor ripple current

 $R_{DS(on)}$ max = maximum P-channel switch $R_{DS(on)}$.

 $R_L = DC$ resistance of the inductor

V_Omax = nominal output voltage plus maximum output voltage tolerance

Undervoltage Lockout

The undervoltage lockout circuit prevents the device from malfunctioning at low input voltages and from excessive discharge of the battery and disables the output stage of the converter. The undervoltage lockout threshold is typically 1.85V with falling V_{IN} .

MODE SELECTION

The MODE pin allows mode selection between forced PWM mode and Power Save Mode.

Connecting this pin to GND enables the Power Save Mode with automatic transition between PWM and PFM mode. Pulling the MODE pin high forces the converter to operate in fixed frequency PWM mode even at light load currents. This allows simple filtering of the switching frequency for noise sensitive applications. In this mode, the efficiency is lower compared to the power save mode during light loads.

The condition of the MODE pin can be changed during operation and allows efficient power management by adjusting the operation mode of the converter to the specific system requirements.



ENABLE

The device is enabled setting EN pin to high. During the start up time $t_{Start Up}$ the internal circuits are settled. Afterwards, the device activates the soft start circuit. The EN input can be used to control power sequencing in a system with various dc/dc converters. The EN pin can be connected to the output of another converter, to drive the EN pin high and getting a sequencing of supply rails. With EN = GND, the device enters shutdown mode. In this mode, all circuits are disabled. In fixed output voltage versions, the internal resistor divider network is disconnected from FB pin.

SOFT START

The TPS62590 has an internal soft start circuit that controls the ramp up of the output voltage. The output voltage ramps up from 5% to 95% of its nominal value within typical 250 μ s. This limits the inrush current in the converter during ramp up and prevents possible input voltage drops when a battery or high impedance power source is used. The soft start circuit is enabled within the start up time t_{Start Up}.

SHORT-CIRCUIT PROTECTION

The High-Side and Low-Side MOSFET switches are short-circuit protected with maximum switch current = I_{LIMF} . The current in the switches is monitored by current limit comparators. Once the current in the High-Side MOSFET switch exceeds the threshold of its current limit comparator, it turns off and the Low-Side MOSFET switch is activated to ramp down the current in the inductor and High-Side MOSFET switch. The High-Side MOSFET switch can only turn on again, once the current in the Low-Side MOSFET switch has decreased below the threshold of its current limit comparator.

THERMAL SHUTDOWN

As soon as the junction temperature T_J exceeds 140°C (typical) the device goes into thermal shutdown. In this mode, the High-Side and Low-Side MOSFETs are turned-off. The device continues its operation when the junction temperature falls below the thermal shutdown hysteresis.

SLVS897B-JANUARY 2009-REVISED APRIL 2011

APPLICATION INFORMATION




Figure 20. TPS62590DRV Adjustable 1.8 V




Figure 21. TPS62590DRV Adjustable 3.3 V

OUTPUT VOLTAGE SETTING

The output voltage can be calculated to:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R1}{R2}\right)$$

(1)

with the internal reference voltage $V_{REF} = 0.6V$ typically.

To minimize the current through the feedback divider network, R2 should be 180 k Ω or 360 k Ω . The sum of R1 and R2 should not exceed ~1M Ω , to keep the network robust against noise. An external feed forward capacitor C1 is required for optimum load transient response. The value of C1 should be in the range between 22pF and 33pF.

Route the FB line away from noise sources, such as the inductor or the SW line.

OUTPUT FILTER DESIGN (INDUCTOR AND OUTPUT CAPACITOR)

The TPS62590 is designed to operate with inductors in the range of 1.5μ H to 4.7μ H and with output capacitors in the range of 4.7μ F to 22μ F. The part is optimized for operation with a 2.2μ H inductor and 10μ F output capacitor. Larger or smaller inductor values can be used to optimize the performance of the device for specific operation conditions. For stable operation, the L and C values of the output filter may not fall below 1μ H effective inductance and 3.5μ F effective capacitance.

Inductor Selection

The inductor value has a direct effect on the ripple current. The selected inductor has to be rated for its dc resistance and saturation current. The inductor ripple current (ΔI_L) decreases with higher inductance and increases with higher V₁ or V₀.

The inductor selection has also impact on the output voltage ripple in PFM mode. Higher inductor values will lead to lower output voltage ripple and higher PFM frequency, lower inductor values will lead to a higher output voltage ripple but lower PFM frequency.

Equation 2 calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 3. This is recommended because during heavy load transient the inductor current will rise above the calculated value.



$$\Delta I_{L} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f}$$

$$I_{L} \max = I_{out} \max + \frac{\Delta I_{L}}{2}$$
(2)
(3)

With:

f = Switching Frequency (2.25MHz typical)

L = Inductor Value

 ΔI_{I} = Peak to Peak inductor ripple current

I_{L max} = Maximum Inductor current

A more conservative approach is to select the inductor current rating just for the maximum switch current of the corresponding converter.

Accepting larger values of ripple current allows the use of low inductance values, but results in higher output voltage ripple, greater core losses, and lower output current capability.

The total losses of the coil have a strong impact on the efficiency of the dc/dc conversion and consist of both the losses in the dc resistance (R_(DC)) and the following frequency-dependent components:

- The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
- Additional losses in the conductor from the skin effect (current displacement at high frequencies)
- Magnetic field losses of the neighboring windings (proximity effect)
- Radiation losses

Table 4. List of Inductors

| DIMENSIONS [mm ³] | INDUCTOR TYPE | SUPPLIER |
|-------------------------------|---------------|-----------|
| 3 × 3 × 1.5 | LPS3015 | Coilcraft |
| 3 x 3 x 1.5 | LQH3NPN2R2NM0 | MURATA |
| 3.2 x 2.6 x 1.2 | MIPSA3226D2R2 | FDK |

Output Capacitor Selection

The advanced fast-response voltage mode control scheme of the TPS62590 allows the use of tiny ceramic capacitors. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance over temperature, become resistive at high frequencies.

At nominal load current, the device operates in PWM mode and the RMS ripple current is calculated as:

$$I_{\text{RMSC}_{\text{OUT}}} = V_{\text{OUT}} \times \frac{1 - \frac{v_{\text{OUT}}}{V_{\text{IN}}}}{L \times f} \times \frac{1}{2 \times \sqrt{3}}$$

١/

At nominal load current, the device operates in PWM mode and the overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor: **۱**

$$\Delta V_{OUT} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f} \times \left(\frac{1}{8 \times Cout \times f} + ESR\right)$$
(5)

At light load currents the converter operates in Power Save Mode and the output voltage ripple is dependent on the output capacitor and inductor value. Larger output capacitor and inductor values minimize the voltage ripple in PFM mode and tighten dc output accuracy in PFM mode.

Copyright © 2009–2011, Texas Instruments Incorporated

(4)

SLVS897B-JANUARY 2009-REVISED APRIL 2011



Input Capacitor Selection

The buck converter has a natural pulsating input current; therefore, a low ESR input capacitor is required for best input voltage filtering and minimizing the interference with other circuits caused by high input voltage spikes. For most applications, a $10-\mu$ F ceramic capacitor is recommended. The input capacitor can be increased without any limit for better input voltage filtering.

Take care when using only small ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output or V_{IN} step on the input can induce ringing at the V_{IN} pin. The ringing can couple to the output and be mistaken as loop instability or could even damage the part by exceeding the maximum ratings.

Table 5. List of Capacitor

| CAPACITANCE | TYPE | SIZE | SUPPLIER |
|-------------|-------------------|---------------------|----------|
| 10µF | GRM188R60J106M69D | 0603 1.6x0.8x0.8mm3 | Murata |

LAYOUT CONSIDERATIONS

As for all switching power supplies, the layout is an important step in the design. Proper function of the device demands careful attention to PCB layout. Care must be taken in board layout to get the specified performance. If the layout is not carefully done, the regulator could show poor line and/or load regulation, stability issues as well as EMI problems. It is critical to provide a low inductance, impedance ground path. Therefore, use wide and short traces for the main current paths. The input capacitor should be placed as close as possible to the IC pins as well as the inductor and output capacitor.

Connect the GND Pin of the device to the Power Pad of the PCB and use this Pad as a star point. Use a common Power GND node and a different node for the Signal GND to minimize the effects of ground noise. Connect these ground nodes together to the Power Pad (star point) underneath the IC. Keep the common path to the GND PIN, which returns the small signal components and the high current of the output capacitors as short as possible to avoid ground noise. The FB line should be connected right to the output capacitor and routed away from noisy components and traces (e.g., SW line).

TPS62590



www.ti.com

SLVS897B - JANUARY 2009 - REVISED APRIL 2011




Figure 22. Layout

REVISION HISTORY

NOTE: Page numbers of current version may differ from previous versions.

| Cł | nanges from Original (January 2009) to Revision A Page |
|----|---|
| • | Deleted "High Efficiency Step-down Converter" from Features 1 |
| • | Deleted "Adjustable Output Voltage Range from 0.75 V to V _{IN} " from Features 1 |
| • | Deleted "2.25 MHz Fixed-Frequency Operation" from Features 1 |
| • | Deleted "Power Save Mode at Light Load Currents" from Features 1 |
| • | Deleted "Voltage Positioning at Light Loads" from Features 1 |
| • | Added "For Improved Features Set, See TPS62290" to Features 1 |
| • | Deleted "Cell Phones, Smart-phones" from Applications 1 |
| • | Deleted "PDAs, Pocket PCs" from Applications 1 |
| • | Deleted "Portable Media Players" from Applications 1 |
| • | Changed "Description" paragraph to clarify device operation |
| • | Changed Tape and Reel ordering information |
| • | Added MIN and MAX values to I _{LIMF} specification |
| | |
| Cł | nanges from Revision A (November 2009) to Revision B Page |



www.ti.com


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal | | | | | | | | | | | | |
|-----------------------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| TPS62590DRVR | SON | DRV | 6 | 3000 | 179.0 | 8.4 | 2.2 | 2.2 | 1.2 | 4.0 | 8.0 | Q2 |
| TPS62590DRVT | SON | DRV | 6 | 250 | 179.0 | 8.4 | 2.2 | 2.2 | 1.2 | 4.0 | 8.0 | Q2 |

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

16-Sep-2010



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS62590DRVR | SON | DRV | 6 | 3000 | 203.0 | 203.0 | 35.0 |
| TPS62590DRVT | SON | DRV | 6 | 250 | 203.0 | 203.0 | 35.0 |

MECHANICAL DATA




- C. Small Outline No-Lead (SON) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.




DRV (S-PWSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products | | Applications | | | | |
|------------------------------|---------------------------------|-------------------------------|-----------------------------------|--|--|--|
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive | | | |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications | | | |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers | | | |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps | | | |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy | | | |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial | | | |
| Interface | interface.ti.com | Medical | www.ti.com/medical | | | |
| Logic | logic.ti.com | Security | www.ti.com/security | | | |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense | | | |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video | | | |
| RFID | www.ti-rfid.com | | | | | |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com | | | |
| Wireless Connectivity | www.ti.com/wirelessconnectivity | | | | | |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated