
SGLS157 - MARCH 2003

- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of –40°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product Change Notification
- Qualification Pedigree[†]
- 1 A Low-Dropout Voltage Regulator
- Available in 1.5-V, 1.8-V, 2.5-V, 2.7-V, 2.8-V, 3.0-V, 3.3-V, 5.0-V Fixed Output and Adjustable Versions
- Dropout Voltage Down to 230 mV at 1 A (TPS76750)
- Ultralow 85 μA Typical Quiescent Current
- † Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Fast Transient Response
- 2% Tolerance Over Specified Conditions for Fixed-Output Versions
- Open Drain Power-On Reset With 200-ms Delay (See TPS768xx for PG Option)
- 20-Pin TSSOP PowerPAD™ (PWP) Package
- Thermal Shutdown Protection



NC - No internal connection

description

This device is designed to have a fast transient response and be stable with 10-µF low ESR capacitors. This combination provides high performance at a reasonable cost.

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 230 mV at an output current of 1 A for the TPS76750) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (typically 85 μ A over the full range of output current, 0 mA to 1 A). These two key specifications yield a significant improvement in operating life for battery-powered systems. This LDO family also features a sleep mode; applying a TTL high signal to $\overline{\text{EN}}$ (enable) shuts down the regulator, reducing the quiescent current to 1 μ A at T, I = 25°C.

The RESET output of the TPS767xx initiates a reset in microcomputer and microprocessor systems in the event of an undervoltage condition. An internal comparator in the TPS767xx monitors the output voltage of the regulator to detect an undervoltage condition on the regulated output voltage.

The TPS767xx is offered in 1.5-V, 1.8-V, 2.5-V, 2.7-V, 2.8-V, 3.0-V, 3.3-V, and 5.0-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.5 V to 5.5 V). Output voltage tolerance is specified as a maximum of 2% over line, load, and temperature ranges. The TPS767xx family is available in a 20-pin PWP package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PowerPAD is a trademark of Texas Instruments.



SGLS157 - MARCH 2003

TPS76733 DROPOUT VOLTAGE






AVAILABLE OPTIONS

TJ	OUTPUT VOLTAGE (V)	TSSOP (PWP) [†]
	TYP	
	5.0	TPS76750QPWPREP
	3.3	TPS76733QPWPREP
	3.0	TPS76730QPWPREP‡
	2.8	TPS76728QPWPREP [‡]
-40°C to 125°C	2.7	TPS76727QPWPREP [‡]
40 0 10 123 0	2.5	TPS76725QPWPREP
	1.8	TPS76718QPWPREP
	1.5	TPS76715QPWPREP
	Adjustable 1.5 V to 5.5 V	TPS76701QPWPREP

[†] Available taped and reeled in quantities of 2000 per reel.


[‡]This devices is product preview.



[†] See application information section for capacitor selection details.

Figure 1. Typical Application Configuration (For Fixed Output Options)


functional block diagram—adjustable version





SGLS157 - MARCH 2003

functional block diagram—fixed-voltage version




Terminal Functions

PWP Package

· · · · · · · · · · · · · · · ·	9-						
TER	MINAL		DECORPORA				
NAME	NO.	1/0	DESCRIPTION				
EN	5	I	Enable input				
FB/NC	15	I	Feedback input voltage for adjustable device (no connect for fixed options)				
GND	3		Regulator ground				
GND/HSINK	1, 2, 9, 10, 11, 12, 19, 20		Ground/heatsink				
IN	6, 7	I	Input voltage				
NC	4, 8, 17, 18		No connect				
OUT	13, 14	0	Regulated output voltage				
RESET	16	0	RESET output				

timing diagram



 $^{^\}dagger$ V_{res} is the minimum input voltage for a valid $\overline{\text{RESET}}$. The symbol V_{res} is not currently listed within EIA or JEDEC standards for semiconductor symbology.

[‡] V_{IT} –Trip voltage is typically 5% lower than the output voltage (95%V_O) V_{IT} to V_{IT} is the hysteresis voltage.

SGLS157 - MARCH 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Input voltage range [‡] , V _I	0.3 V to 13.5 V
Voltage range at EN	
Maximum RESET voltage	
Peak output current	Internally limited
Output voltage, V _O (OUT, FB)	7 V
Continuous total power dissipation	
Operating virtual junction temperature range, T _J	–40°C to 125°C
Storage temperature range, T _{stq}	
ESD rating, HBM	2 kV

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE - FREE-AIR TEMPERATURES

PACKAGE	AIR FLOW (CFM)	T _A < 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
2,4126	0	2.9 W	23.5 mW/°C	1.9 W	1.5 W
PWP§	300	4.3 W	34.6 mW/°C	2.8 W	2.2 W
	0	3 W	23.8 mW/°C	1.9 W	1.5 W
PWP¶	300	7.2 W	57.9 mW/°C	4.6 W	3.8 W

[§] This parameter is measured with the recommended copper heat sink pattern on a 1-layer PCB, 5-in × 5-in PCB, 1 oz. copper, 2-in × 2-in coverage (4 in²).

recommended operating conditions

	MIN	MAX	UNIT
Input voltage, V _I #	2.7	10	V
Output voltage range, VO	1.5	5.5	V
Output current, I _O (see Note 1)	0	1.0	Α
Operating virtual junction temperature, T _J (see Note 1)	-40	125	°C

[#] To calculate the minimum input voltage for your maximum output current, use the following equation: V_I(min) = V_O(max) + V_{DO}(max load).

NOTE 1: Continuous current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.



[‡] All voltage values are with respect to network terminal ground.

[¶] This parameter is measured with the recommended copper heat sink pattern on a 8-layer PCB, 1.5-in × 2-in PCB, 1 oz. copper with layers 1, 2, 4, 5, 7, and 8 at 5% coverage (0.9 in²) and layers 3 and 6 at 100% coverage (6 in²). For more information, refer to TI technical brief SLMA002.

SGLS157 - MARCH 2003

electrical characteristics ove<u>r re</u>commended operating free-air temperature range, $V_I = V_{O(typ)} + 1$ V, $I_O = 1$ mA, $\overline{EN} = 0$ V, $C_o = 10$ μF (unless otherwise noted)

PARAMETER		TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
	TPS76701	$1.5 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V},$	T _J = 25°C		٧o		
	125/6/01	$1.5 \text{ V} \le \text{V}_{O} \le 5.5 \text{ V},$	$T_J = -40^{\circ}C$ to $125^{\circ}C$	0.98V _O		1.02V _O	
	TD070745	T _J = 25°C,	2.7 V < V _{IN} < 10 V		1.5		
	TPS76715	$T_J = -40^{\circ}C \text{ to } 125^{\circ}C,$	2.7 V < V _{IN} < 10 V	1.470		1.530	
	TDC7C740	$T_J = 25^{\circ}C$,	2.8 V < V _{IN} < 10 V		1.8		
	TPS76718	$T_J = -40^{\circ}C \text{ to } 125^{\circ}C,$	2.8 V < V _{IN} < 10 V	1.764		1.836	
	TPS76725	$T_J = 25^{\circ}C$,	$3.5 \text{ V} < \text{V}_{1N} < 10 \text{ V}$		2.5		
	17576725	$T_J = -40^{\circ}C$ to $125^{\circ}C$,	$3.5 \text{ V} < \text{V}_{1N} < 10 \text{ V}$	2.450		2.550	
Output voltage (10 μA to 1 A load)	TPS76727	$T_J = 25^{\circ}C$,	$3.7 \text{ V} < \text{V}_{1N} < 10 \text{ V}$		2.7		٧
(see Note 2)	17576727	$T_J = -40^{\circ}C$ to $125^{\circ}C$,	$3.7 \text{ V} < \text{V}_{1N} < 10 \text{ V}$	2.646		2.754	V
	TPS76728	$T_J = 25^{\circ}C$,	$3.8 \text{ V} < \text{V}_{1N} < 10 \text{ V}$		2.8		
	17570728	$T_J = -40^{\circ}C \text{ to } 125^{\circ}C,$	$3.8 \text{ V} < \text{V}_{1N} < 10 \text{ V}$	2.744		2.856	
	TD\$76720	$T_J = 25^{\circ}C$,	4.0 V < V _{IN} < 10 V		3.0		
	TPS76730	$T_J = -40^{\circ}C$ to $125^{\circ}C$,	$4.0 \text{ V} < \text{V}_{1N} < 10 \text{ V}$	2.940		3.060	
	TPS76733	$T_J = 25^{\circ}C$,	$4.3 \text{ V} < \text{V}_{1N} < 10 \text{ V}$		3.3		
		$T_J = -40^{\circ}C$ to $125^{\circ}C$,	$4.3 \text{ V} < \text{V}_{1N} < 10 \text{ V}$	3.234		3.366	
	TPS76750	$T_J = 25^{\circ}C$,	$6.0 \text{ V} < \text{V}_{1N} < 10 \text{ V}$		5.0		
		$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C},$	6.0 V < V _{IN} < 10 V	4.900		5.100	
Quiescent current (GND current)		$10 \mu\text{A} < I_{\mbox{O}} < 1 \mbox{A},$			85		μΑ
EN = 0V, (see Note 2)		$I_{O} = 1 A,$	$T_J = -40^{\circ}C$ to $125^{\circ}C$			125	μΑ
Output voltage line regulation ($\Delta V_O/V_O$ (see Notes 2 and 3)	(0)	$V_{O} + 1 V < V_{I} \le 10 V$	T _J = 25°C		0.01		%/V
Load regulation					3		mV
Output noise voltage (TPS76718)		BW = 200 Hz to 100 k $C_0 = 10 \mu F$,	Hz, I _C = 1 A, T _J = 25°C		55		μVrms
Output current limit		VO = 0 V			1.7	2	Α
Thermal shutdown junction temperate	ıre				150		°C
	, ,		T _J = 25°C, 2.7 V < V _I < 10 V		1		μΑ
Standby current		EN = V _{I,}	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$ 2.7 V < V _I < 10 V			10	μА
FB input current	TPS76701	FB = 1.5 V			2		nA
High level enable input voltage	-			1.7			V
Low level enable input voltage						0.9	V
Power supply ripple rejection (see No	ote 2)	f = 1 KHz, T _J = 25°C	$C_0 = 10 \mu F$,		60		dB

NOTES: 2. Minimum IN operating voltage is 2.7 V or V_{O(typ)} + 1 V, whichever is greater. Maximum IN voltage 10V. 3. If V_O ≤ 1.8 V then V_{Imax} = 10 V, V_{Imin} = 2.7 V:

Line Reg. (mV)
$$= (\%/V) \times \frac{V_O(V_{Imax} - 2.7 V)}{100} \times 1000$$

If $V_O \ge 2.5 \text{ V}$ then $V_{lmax} = 10 \text{ V}$, $V_{lmin} = V_O + 1 \text{ V}$:

Line Reg. (mV) =
$$(\%/V) \times \frac{V_O(V_{lmax} - (V_O + 1 V))}{100} \times 1000$$



SGLS157 – MARCH 2003

electrical characteristics over recommended operating free-air temperature range, $V_I = V_{O(typ)} + 1$ V, $I_O = 1$ mA, $\overline{EN} = 0$ V, $C_o = 10$ μF (unless otherwise noted) (continued)

PARAMETER			TEST	MIN	TYP	MAX	UNIT	
	Minimum input voltage for valid RESE	I _{O(RESET)} = 300		1.1		V		
	Trip threshold voltage				92		98	%Vo
D 1	Hysteresis voltage		Measured at VO			0.5		%Vo
Reset	Reset Output low voltage		$V_{I} = 2.7 V$,	I _{O(RESET)} = 1 mA		0.15	0.4	V
	Leakage current	V _(RESET) = 5 V				1	μΑ	
	RESET time-out delay					200		ms
	(EN)	<u>EN</u> = 0 V	-1	0	1	•		
input ci	urrent (EN)		EN = VI	-1		1	μΑ	
		TDC7C700	I _O = 1 A,	T _J = 25°C		500		í
		TPS76728	I _O = 1 A,	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			825	
		TDC70700	I _O = 1 A,	T _J = 25°C		450		
Dropou	it voltage (see Note 4)	TPS76730	I _O = 1 A,	$T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			675	ı l
			I _O = 1 A,	T _J = 25°C		350		mV
			$I_{O} = 1 \text{ A},$ $T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$				575	
			I _O = 1 A, T _J = 25°C			230		
		TPS76750	I _O = 1 A,	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			380	


NOTE 4: IN voltage equals V_O(typ) – 100 mV; TPS76701 output voltage set to 3.3 V nominal with external resistor divider. TPS76715, TPS76718, TPS76725, and TPS76727 dropout voltage limited by input voltage range limitations (i.e., TPS76730 input voltage needs to drop to 2.9 V for purpose of this test).


TYPICAL CHARACTERISTICS


Table of Graphs


			FIGURE
.,	0	vs Output current	2, 3, 4
Vo	Output voltage Ground current Power supply ripple rejection Output spectral noise density Input voltage (min) Output impedance Dropout voltage Line transient response Load transient response Output voltage Dropout voltage Dropout voltage	vs Free-air temperature	5, 6, 7
	Ground current	vs Free-air temperature	8, 9
	Power supply ripple rejection	vs Frequency	10
	Output spectral noise density	vs Frequency	11
	Input voltage (min)	vs Output voltage	12
Z _o	Output impedance	vs Frequency	13
V_{DO}	Dropout voltage	vs Free-air temperature	14
	Line transient response		15, 17
	Load transient response		16, 18
۷o	Output voltage	vs Time	19
	Dropout voltage	vs Input voltage	20
	Equivalent series resistance (ESR)	vs Output current	22 – 25

TYPICAL CHARACTERISTICS











TPS76733

TYPICAL CHARACTERISTICS





TPS76733 GROUND CURRENT






TYPICAL CHARACTERISTICS





TPS76733 OUTPUT SPECTRAL NOISE DENSITY





TYPICAL CHARACTERISTICS

INPUT VOLTAGE (MIN) OUTPUT VOLTAGE I_O = 1 A





Figure 12





FREE-AIR TEMPERATURE 103 I_O = 1 A 102 VDO - Dropout Voltage - mV 10¹ I_O = 10 mA 100 10-1 $I_0 = 0$ $C_0 = 10 \,\mu\text{F}$ 10-2 -60 -40 -20 40 60 80 100 120 140 T_A - Free-Air Temperature - °C Figure 14

TPS76733


DROPOUT VOLTAGE

TYPICAL CHARACTERISTICS





TPS76733 LINE TRANSIENT RESPONSE V_I - Input Voltage - V $C_0 = 10 \ \mu F$ T_A = 25°C 5.3 4.3 △Vo – Change in Output Voltage – mV 10 0 -10 20 40 80 100 120 140 160 180 200 $t - Time - \mu s$ Figure 17



TYPICAL CHARACTERISTICS




Figure 21. Test Circuit for Typical Regions of Stability (Figures 22 through 25) (Fixed Output Options)

TYPICAL CHARACTERISTICS

Region of Instability Region of Stability Vo = 3.3 V Co = 4.7 µF VI = 4.3 V TA = 25°C

TYPICAL REGION OF STABILITY

Figure 22

IO - Output Current - mA

TYPICAL REGION OF STABILITY

400


600

800

1000

0.

200



IO - Output Current - mA

Figure 24

TYPICAL REGION OF STABILITY
EQUIVALENT SERIES RESISTANCE[†]
vs





Figure 23

TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE[†]

OUTPUT CURRENT



[†] Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C₀.



SGLS157 - MARCH 2003

APPLICATION INFORMATION

The TPS767xx family includes eight fixed-output voltage regulators (1.5 V, 1.8 V, 2.5 V, 2.7 V, 2.8 V, 3.0 V, 3.3 V, and 5.0 V), and an adjustable regulator, the TPS76701 (adjustable from 1.5 V to 5.5 V).

device operation

The TPS767xx features very low quiescent current, which remains virtually constant even with varying loads. Conventional LDO regulators use a pnp pass element, the base current of which is directly proportional to the load current through the regulator ($I_B = I_C/\beta$). The TPS767xx uses a PMOS transistor to pass current; because the gate of the PMOS is voltage driven, operating current is low and invariable over the full load range.

Another pitfall associated with the pnp-pass element is its tendency to saturate when the device goes into dropout. The resulting drop in β forces an increase in I_B to maintain the load. During power up, this translates to large start-up currents. Systems with limited supply current may fail to start up. In battery-powered systems, it means rapid battery discharge when the voltage decays below the minimum required for regulation. The TPS767xx quiescent current remains low even when the regulator drops out, eliminating both problems.

The TPS767xx family also features a shutdown mode that places the output in the high-impedance state (essentially equal to the feedback-divider resistance) and reduces quiescent current to 2 μ A. If the shutdown feature is not used, $\overline{\text{EN}}$ should be tied to ground.

minimum load requirements

The TPS767xx family is stable even at zero load; no minimum load is required for operation.

FB—pin connection (adjustable version only)

The FB pin is an input pin to sense the output voltage and close the loop for the adjustable option. The output voltage is sensed through a resistor divider network to close the loop as shown in Figure 27. Normally, this connection should be as short as possible; however, the connection can be made near a critical circuit to improve performance at that point. Internally, FB connects to a high-impedance wide-bandwidth amplifier and noise pickup feeds through to the regulator output. Routing the FB connection to minimize/avoid noise pickup is essential.

external capacitor requirements

An input capacitor is not usually required; however, a ceramic bypass capacitor (0.047 μ F or larger) improves load transient response and noise rejection if the TPS767xx is located more than a few inches from the power supply. A higher-capacitance electrolytic capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated.

Like all low dropout regulators, the TPS767xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is 10 μF and the ESR (equivalent series resistance) must be between 50 m Ω and 1.5 Ω . Capacitor values 10 μF or larger are acceptable, provided the ESR is less than 1.5 Ω . Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described above. Most of the commercially available 10 μF surface-mount ceramic capacitors, including devices from Sprague and Kemet, meet the ESR requirements stated above.



APPLICATION INFORMATION

external capacitor requirements (continued)




Figure 26. Typical Application Circuit (Fixed Versions)

programming the TPS76701 adjustable LDO regulator

The output voltage of the TPS76701 adjustable regulator is programmed using an external resistor divider as shown in Figure 27. The output voltage is calculated using:


$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right) \tag{1}$$

Where:

 $V_{ref} = 1.1834 \text{ V}$ typ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately 50- μ A divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = 30.1 k Ω to set the divider current at 50 μ A and then calculate R1 using:

$$R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \times R2 \tag{2}$$



OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	UNIT
2.5 V	33.2	30.1	kΩ
3.3 V	53.6	30.1	kΩ
3.6 V	61.9	30.1	kΩ
4.75 V	90.8	30.1	kΩ

Figure 27. TPS76701 Adjustable LDO Regulator Programming



APPLICATION INFORMATION

reset indicator

The TPS767xx features a RESET output that can be used to monitor the status of the regulator. The internal comparator monitors the output voltage: when the output drops to between 92% and 98% of its nominal regulated value, the RESET output transistor turns on, taking the signal low. The open-drain output requires a pullup resistor. If not used, it can be left floating. RESET can be used to drive power-on reset circuitry or as a low-battery indicator. RESET does not assert itself when the regulated output voltage falls outside the specified 2% tolerance, but instead reports an output voltage low relative to its nominal regulated value (refer to timing diagram for start-up sequence).

regulator protection

The TPS767xx PMOS-pass transistor has a built-in back diode that conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS767xx also features internal current limiting and thermal protection. During normal operation, the TPS767xx limits output current to approximately 1.7 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C(typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C(typ), regulator operation resumes.

power dissipation and junction temperature

Specified regulator operation is assured to a junction temperature of 125° C; the maximum junction temperature should be restricted to 125° C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, $P_{D(max)}$, and the actual dissipation, P_{D} , which must be less than or equal to $P_{D(max)}$.

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_J max - T_A}{R_{\theta JA}}$$

Where:

T_.Imax is the maximum allowable junction temperature.

 $R_{\theta JA}$ is the thermal resistance junction-to-ambient for the package, i.e., 172°C/W for the 8-terminal SOIC and 32.6°C/W for the 20-terminal PWP with no airflow.

 T_A is the ambient temperature.

The regulator dissipation is calculated using:

$$P_D = (V_I - V_O) \times I_O$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation will trigger the thermal protection circuit.




MECHANICAL DATA

PWP (R-PDSO-G**)

PowerPAD™ PLASTIC SMALL-OUTLINE

20 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusions.
 - D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
 - E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments Incorporated.



PACKAGE OPTION ADDENDUM



.com 18-Sep-2008

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	n MSL Peak Temp ⁽³⁾
TPS76701QPWPREP	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS76715QPWPREP	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS76718QPWPREP	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS76725QPWPREP	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS76733QPWPREP	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS76750QPWPREP	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
V62/03630-01XE	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
V62/03630-02XE	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
V62/03630-03XE	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
V62/03630-04XE	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
V62/03630-08XE	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
V62/03630-09XE	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

18-Sep-2008

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS76701-EP, TPS76715-EP, TPS76718-EP, TPS76725-EP, TPS76733-EP, TPS76750-EP:

- Catalog: TPS76701, TPS76715, TPS76718, TPS76725, TPS76733, TPS76750 Automotive: TPS76701-Q1, TPS76715-Q1, TPS76718-Q1, TPS76725-Q1, TPS76733-Q1, TPS76750-Q1

NOTE: Qualified Version Definitions:


- Catalog Tl's standard catalog product
 Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS76701QPWPREP	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS76715QPWPREP	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS76718QPWPREP	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS76725QPWPREP	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS76733QPWPREP	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS76750QPWPREP	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

www.ti.com 14-Jul-2012



*All dimensions are nominal

All ullilensions are norminal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS76701QPWPREP	HTSSOP	PWP	20	2000	367.0	367.0	38.0
TPS76715QPWPREP	HTSSOP	PWP	20	2000	367.0	367.0	38.0
TPS76718QPWPREP	HTSSOP	PWP	20	2000	367.0	367.0	38.0
TPS76725QPWPREP	HTSSOP	PWP	20	2000	367.0	367.0	38.0
TPS76733QPWPREP	HTSSOP	PWP	20	2000	367.0	367.0	38.0
TPS76750QPWPREP	HTSSOP	PWP	20	2000	367.0	367.0	38.0

PWP (R-PDSO-G20)

PowerPAD ™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




PWP (R-PDSO-G20) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-13/AC 07/12


NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



PWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




PWP (R-PDSO-G20) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-21/AC 07/12

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

roducts		Applications
udia	ununu ti oom/oudio	Automotive on

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio www.ti.com/communications **Amplifiers** amplifier.ti.com Communications and Telecom **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity

www.ti-rfid.com

Pr