## DATA SHEET

# TSA5526; TSA5527 <br> 1.3 GHz universal bus-controlled TV synthesizers 

Product specification
File under Integrated Circuits, IC02

### 1.3 GHz universal bus-controlled TV synthesizers

## FEATURES

- Complete 1.3 GHz single chip system
- Four PNP band switch buffers ( 40 mA )
- 33 V output tuning voltage

- In-lock detector
- 5-step ADC
- 15-bit programmable divider
- Programmable reference divider ratio (512, 640 or 1024)
- Programmable charge-pump current ( 60 or $280 \mu \mathrm{~A}$ )
- Programmable automatic charge-pump current switch
- Varicap drive disable
- Universal bus protocol $\mathrm{I}^{2} \mathrm{C}$-bus or 3 -wire bus:
- bus protocol for 18 or 19 bits transmission (3-wire bus)
- extra protocol for 27 bits for test and features (3-wire bus)
- address plus 4 data bytes transmission ( $I^{2} \mathrm{C}$-bus write mode)
- address plus 1 status byte transmission $\left(I^{2} \mathrm{C}\right.$-bus read mode)
- three independent $\mathrm{I}^{2} \mathrm{C}$-bus addresses
- Low power and low radiation.

ORDERING INFORMATION

| TYPE NUMBER | PACKAGE |  |  |
| :--- | :---: | :--- | :---: |
|  | NAME | DESCRIPTION | VERSION |
| TSA5526M | SSOP16 | plastic shrink small outline package; 16 leads; body width 4.4 mm | SOT369-1 |
| TSA5526T | SO16 | plastic small outline package; 16 leads; body width 3.9 mm | SOT109-1 |
| TSA5527M | SSOP16 | plastic shrink small outline package; 16 leads; body width 4.4 mm | SOT369-1 |
| TSA5527T | SO16 | plastic small outline package; 16 leads; body width 3.9 mm | SOT109-1 |
| TSA5526AM | SSOP16 | plastic shrink small outline package; 16 leads; body width 4.4 mm | SOT369-1 |
| TSA5526AT | SO16 | plastic small outline package; 16 leads; body width 3.9 mm | SOT109-1 |
| TSA5527AM | SSOP16 | plastic shrink small outline package; 16 leads; body width 4.4 mm | SOT369-1 |
| TSA5527AT | SO16 | plastic small outline package; 16 leads; body width 3.9 mm | SOT109-1 |

### 1.3 GHz universal bus-controlled TV synthesizers

## QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC} 1}$ | supply voltage (+5 V) |  | 4.5 | - | 5.5 | V |
| $\mathrm{V}_{\text {CC2 }}$ | band switch supply voltage (12 V) |  | $\mathrm{V}_{\mathrm{CC} 1}$ | 12 | 13.5 | V |
| $\mathrm{I}_{\text {CC1 }}$ | supply current |  | - | 20 | 25 | mA |
| $\mathrm{I}_{\mathrm{CC} 2}$ | band switch supply current | note 1 | - | 50 | 55 | mA |
| $\mathrm{f}_{\mathrm{RF}}$ | RF input frequency |  | 64 | - | 1300 | MHz |
| $\mathrm{V}_{\mathrm{i} \text { (RF) }}$ | RF input voltage | $\mathrm{f}_{\mathrm{i}}=80$ to 150 MHz | -25 | - | 3 | dBm |
|  |  | $\mathrm{f}_{\mathrm{i}}=150$ to 1000 MHz | -28 | - | 3 | dBm |
|  |  | $\mathrm{f}_{\mathrm{i}}=1000$ to 1300 MHz | -15 | - | 3 | dBm |
| $\mathrm{f}_{\text {xtal }}$ | crystal oscillator input frequency |  | 3.2 | 4.0 | 4.48 | MHz |
| $\mathrm{I}_{\text {(PNP) }}$ | PNP band switch buffers output current | note 2 | 4 | - | 50 | mA |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation | note 3 | - | 250 | 400 | mW |
| $\mathrm{T}_{\text {stg }}$ | storage temperature |  | -40 | - | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {amb }}$ | operating ambient temperature |  | -20 | - | +85 | ${ }^{\circ} \mathrm{C}$ |

## Notes

1. One band switch buffer $O N, I_{0}=40 \mathrm{~mA}$.
2. One band switch buffer $O N, I_{0}=40 \mathrm{~mA}$; two buffers ON , maximum sum of $\mathrm{I}_{0}=50 \mathrm{~mA}$.
3. The power dissipation is calculated as follows:

$$
P_{D}=V_{C C 1} \times I_{C C 1}+V_{C C 2} \times\left(I_{C C 2}-I_{o}\right)+I_{o} \times V_{C E(s a t P N P)}+(V 33 / 2)^{2} / 27 \mathrm{k} \Omega .
$$

### 1.3 GHz universal bus-controlled TV synthesizers

## GENERAL DESCRIPTION

The device is a single-chip PLL frequency synthesizer designed for TV and VCR tuning systems. The circuit consists of a divide-by-eight prescaler with its own preamplifier, a 15-bit programmable divider, a crystal oscillator and its programmable reference divider and a phase/frequency detector combined with a charge-pump which drives the tuning amplifier and the 33 V output. Four high-current PNP band switch buffers are provided for band switching. Two PNP buffers can be switched on simultaneously. The sum of the collector currents is limited to 50 mA .

Depending on the reference divider ratio (512, 640 or 1024), the phase comparator operates at 3.90625 kHz , 6.25 kHz or 7.8125 kHz using a 4 MHz crystal.

The device can be controlled in accordance with the $\mathrm{I}^{2} \mathrm{C}$-bus format or the 3 -wire bus format depending on the voltage applied to the SW input (see Table 2). In the 3-wire bus mode ( $\mathrm{SW}=\mathrm{HIGH}$ ) pin 12 is the LOCK output. The lock output is LOW when the PLL loop is locked. In the $\mathrm{I}^{2} \mathrm{C}$-bus mode ( $\mathrm{SW}=\mathrm{LOW}$ ) the LOCK detector bit FL is set to logic 1 when the loop is locked and is read on the SDA line (status byte) during a read operation. The ADC input is available on pin 12 for AFC control in the $I^{2} \mathrm{C}$-bus mode only. The ADC code is read during a read operation on the $\mathrm{I}^{2} \mathrm{C}$-bus. In the test mode pin 12 is used as a test output for $f_{\text {ref }}$ and $1 / 2 f_{\text {div }}$ in the $\mathrm{I}^{2} \mathrm{C}$-bus mode and the 3 -wire bus mode (see Table 6).
When the automatic charge-pump current switch mode is activated, depending on the device given in Table 6, and when the loop is phase-locked, the charge-pump current value is automatically switched to LOW.

This action is taken to improve the carrier-to-noise ratio. The status of this feature can be read in the ACPS flag during a read operation on the $\mathrm{I}^{2} \mathrm{C}$-bus (see Table 8).

## $I^{2}$ C-bus format (SW = LOW)

Five serial bytes (including address byte) are required to address the device, select the VCO frequency, program the four PNP band switch buffers, set the charge-pump current and the reference divider ratio.

The device has three independent $\mathrm{I}^{2} \mathrm{C}$-bus addresses which can be selected by applying a specific voltage on the CE input (see Table 5). The general address C 2 is always valid. When the $\mathrm{I}^{2} \mathrm{C}$-bus format is fully used, TSA5526 and TSA5527 are equal.

## 3-wire bus format (SW = $\mathrm{V}_{\mathrm{CC} 1}$ or open-circuit)

Data is transmitted to the device during a HIGH level on the CE input (enable line pin 15). The device is compatible with 18 -bit and 19 -bit data formats. The first four bits are used to program the PNP band switch buffers and the remaining bits are used to control the programmable divider. A 27-bit data format may also be used to set the charge-pump current, the reference divider ratio and for test purposes. The differences between TSA5526 and TSA5527 are given in Table 1.
When the 27-bit format is used, the TSA5526 and TSA5527 are equal and the reference divider is controlled by the RSA and RSB bits (see Table 7 and Figs 3, 4 and 5).

Table 1 Differences between TSA5526 and TSA5527

| TYPE NUMBER | DATA WORD | REFERENCE DIVIDER | FREQUENCY STEP (kHz) |
| :---: | :---: | :---: | :---: |
| TSA5526 | 18 -bit | $512^{(1)}$ | 62.5 |
| TSA5526 | 19 -bit | $1024^{(1)}$ | 31.25 |
| TSA5527 | 19 -bit | $640^{(2)}$ | 50 |

## Notes

1. The selection of the reference divider is given by an automatic identification of the data word length.
2. The reference divider is set to 640 at power-on reset.

1.3 GHz universal bus-controlled TV synthesizers

## BLOCK DIAGRAM



### 1.3 GHz universal bus-controlled TV synthesizers

## PINNING

| SYMBOL | PIN | DESCRIPTION |
| :--- | :---: | :--- |
| RF | 1 | RF signal input |
| $\mathrm{V}_{\text {EE }}$ | 2 | ground |
| $\mathrm{V}_{\mathrm{CC} 1}$ | 3 | supply voltage (+5 V) |
| $\mathrm{V}_{\mathrm{CC} 2}$ | 4 | band switch supply voltage (+12 V) |
| BS4 | 5 | PNP band switch buffer output 4 |
| BS3 | 6 | PNP band switch buffer output 3 |
| BS2 | 7 | PNP band switch buffer output 2 |
| BS1 | 8 | PNP band switch buffer output 1 |
| CP | 9 | charge-pump output |
| $\mathrm{V}_{\text {tune }}$ | 10 | tuning voltage output |
| SW | 11 | bus format selection input, I <br> I2C-bus <br> or 3-wire |
| LOCK/ADC | 12 | lock detector output (3-wire bus/ <br> ADC input (l2C-bus) |
| SCL | 13 | serial clock input |
| SDA | 14 | serial data input/output |
| CE | 15 | chip enable/address selection input |
| XTAL | 16 | crystal oscillator input |

## FUNCTIONAL DESCRIPTION

The device is controlled via the ${ }^{2} \mathrm{C}$-bus or the 3 -wire bus depending on the voltage applied to the SW input (pin 11). A HIGH level on the SW input enables the 3 -wire bus inputs which are CE (Chip Enable), SDA (serial data input) and SCL (serial clock input). A LOW level on the SW input enables the ${ }^{2} \mathrm{C}$-bus inputs which are AS (Address Selection input), SDA (serial data input/output) and SCL (serial clock input). The bus format selection is given in Table 2.
$\mathbf{I}^{2} \mathrm{C}$-bus mode (SW = LOW); see Table 3
Write mode ( $\mathrm{R} / \mathrm{W}=0$ )
Data bytes can be sent to the device after the address transmission (first byte). Four data bytes are required to fully program the device. The bus transceiver has an auto-increment facility which permits the programming of the device within one single transmission (address + 4 data bytes).
The device can also be partially programmed providing that the first data byte following the address is Divider Byte 1 (DB1) or the Control Byte (CB). The bits in the data bytes are defined in Table 3.


Fig. 2 Pin configuration.

The first bit of the first data byte transmitted indicates whether frequency data (first bit $=$ logic 0 ) or control and band switch data (first bit = logic 1) will follow. Until an $1^{2} \mathrm{C}$-bus STOP command is sent by the controller, additional data bytes can be entered without the need to readdress the device. The frequency register is loaded after the 8th clock pulse of the second Divider Byte (DB2), the control register is loaded after the 8th clock pulse of the Control Byte (CB) and the band switch register is loaded after the 8th clock pulse of the Band switch Byte (BB).

## $I^{2} \mathrm{C}$-bus address selection

The module address contains programmable address bits (MA1 and MA0) which offer the possibility of having several synthesizers (up to 3 ) in one system by applying a specific voltage to the CE input.
The relationship between MA1 and MAO and the input voltage applied to the CE input is given in Table 5.

### 1.3 GHz universal bus-controlled TV synthesizers

Table 2 Bus format selection

| PIN | NAME | 3-WIRE BUS MODE | I²$^{2}$ C-BUS MODE |
| :---: | :---: | :---: | :---: |
| 11 | SW | OPEN or HIGH | LOW |
| 12 | LOCK/ADC | LOCK/TEST output | ADC input/TEST output |
| 13 | SCL | clock input | SCL input |
| 14 | SDA | data input | SDA input/output |
| 15 | CE | chip enable input | address selection input |

Table $3 \quad I^{2} \mathrm{C}$-bus data format

| BYTE | MSB |  |  |  |  |  |  |  | DATA BYTE |  |  |  |  |  | LSB | SLAVE <br> ANSWER |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address Byte (ADB) | 1 | 1 | 0 | 0 | 0 | MA 1 | MAO | $\mathrm{R} / \mathrm{W}=0$ | A |  |  |  |  |  |  |  |
| Divider Byte 1 (DB1) | 0 | N 14 | N 13 | N 12 | N 11 | N 10 | N 9 | N 8 | A |  |  |  |  |  |  |  |
| Divider Byte 2 (DB2) | N 7 | N 6 | N 5 | N 4 | N 3 | N 2 | N 1 | N 0 | A |  |  |  |  |  |  |  |
| Control Byte (CB) | 1 | CP | T 2 | T 1 | T 0 | RSA | RSB | OS | A |  |  |  |  |  |  |  |
| Band switch Byte (BB) | X | X | X | X | BS 4 | BS 3 | BS 2 | BS 1 | A |  |  |  |  |  |  |  |

Table 4 Description of Table 3

| SYMBOL | DESCRIPTION |
| :--- | :--- |
| $A$ | acknowledge |
| MA1 and MA0 | programmable address bits (see Table 5) |
| N14 to N0 | programmable divider bits; $\mathrm{N}=\mathrm{N} 14 \times 2^{14}+\mathrm{N} 13 \times 2^{13}+\ldots+\mathrm{N} 1 \times 2+\mathrm{N0}$ |
| CP | charge-pump current; $\mathrm{CP}=0=60 \mu \mathrm{~A} ; \mathrm{CP}=1=280 \mu \mathrm{~A}$ (default) |
| T2 to T0 | test bits (see Table 6); for normal operation $\mathrm{T} 2=0, \mathrm{~T} 1=0$ and $\mathrm{T} 0=1$ (default) |
| RSA and RSB | reference divider ratio select bits (see Table 7 ) |
| OS | tuning amplifier control bit; for normal operation $\mathrm{OS}=0$ and tuning voltage is ON (default); <br> when OS $=1$ tuning voltage is OFF (high impedance) |
| BS4 to BS1 | PNP band switch buffers control bits; when $\mathrm{BS}_{\mathrm{n}}=0$ buffer n is OFF; when $\mathrm{BS} \mathrm{S}_{\mathrm{n}}=1$ buffer n <br> is ON |
| X | don't care |

Table $5 \quad 1^{2} \mathrm{C}$-bus address selection

| VOLTAGE APPLIED TO THE CE INPUT (SW = LOW) | MA1 | MA0 |
| :--- | :---: | :---: |
| 0 V to $0.1 \mathrm{~V}_{\mathrm{CC} 1}$ | 0 | 0 |
| Always valid | 0 | 1 |
| $0.4 \mathrm{~V}_{\mathrm{CC} 1}$ to $0.6 \mathrm{~V}_{\mathrm{CC} 1}$ | 1 | 0 |
| $0.9 \mathrm{~V}_{\mathrm{CC} 1}$ to $\mathrm{V}_{\mathrm{CC} 1}$ | 1 | 1 |

### 1.3 GHz universal bus-controlled TV synthesizers

Table 6 Test bits

| T2 | T1 | T0 | TSA5526; TSA5527 | TSA5526A; TSA5527A | REMARKS |
| :---: | :---: | :---: | :--- | :--- | :--- |
| 0 | 0 | 0 | normal operation with automatic <br> charge-pump switch ON | automatic charge-pump switch OFF |  |
| 0 | 0 | 1 | normal operation with automatic <br> charge-pump switch OFF | automatic charge-pump switch ON | status at POR |
| 0 | 1 | X | charge-pump is OFF | charge-pump is OFF |  |
| 1 | 1 | 0 | charge-pump is sinking current | charge-pump is sinking current |  |
| 1 | 1 | 1 | charge-pump is sourcing current | charge-pump is sourcing current |  |
| 1 | 0 | 0 | $\mathrm{f}_{\text {ref }}$ is available at LOCK output | $\mathrm{f}_{\text {ref }}$ is available at LOCK output | the ADC cannot be used <br> when test mode is active |
| 1 | 0 | 1 | $1 / 2 \mathrm{f}_{\text {div }}$ is available at LOCK output | $1 / 2 \mathrm{f}_{\text {div }}$ is available at LOCK output | the ADC cannot be used <br> when test mode is active |

Table 7 Ratio select bits

| RSA | RSB | REFERENCE DIVIDER |
| :---: | :---: | :---: |
| X | 0 | 640 |
| 0 | 1 | 1024 |
| 1 | 1 | 512 |

Read mode (R/W = logic 1); see Table 8
Data can be read from the device by setting the R/W bit to logic 1. After the slave address has been recognized, the device generates an acknowledge pulse and the first data byte (status byte) is transferred on the SDA line (MSB first). Data is valid on the SDA line during a HIGH level of the SCL clock signal. A second data byte can be read from the device if the microcontroller generates an acknowledge on the SDA line (master acknowledge). End of transmission will occur if no master acknowledge occurs.

The device will then release the data line to allow the microcontroller to generate a stop condition. The POR flag is set to logic 1 at power-on. The flag is reset when an end-of-data is detected by the device (end of a read sequence). Control of the loop is made possible with the in-lock flag (FL) which indicates when the loop is locked ( $\mathrm{FL}=\operatorname{logic} 1$ ).

The Automatic Charge-Pump Switch flag (ACPS) is LOW when the automatic charge-pump switch mode is ON and the loop is locked. In other conditions ACPS = logic 1.
When ACPS = logic 0 , the charge-pump current is forced to the LOW value.

A built-in ADC is available at pin 12 ( $I^{2} \mathrm{C}$-bus only). This converter can be used to apply AFC information to the microcontroller from the IF section of the television. The relationship between the bits A 2 to A 0 is given in Table 9.

Table 8 Read data format

| BYTE | MSB | DATA BYTE |  |  |  |  |  | LSB | SLAVE <br> ANSWER |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address Byte (ADB) | 1 | 1 | 0 | 0 | 0 | MA 1 | MA 0 | $\mathrm{R} / \mathrm{W}=1$ | $\mathrm{~A}^{(1)}$ |
| Status Byte (SB) | $\mathrm{POR}^{(2)}$ | FL |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
| $(3)$ | $\mathrm{ACPS}^{(4)}$ | 1 | 1 | $\mathrm{~A}^{(5)}$ | $\mathrm{A} 1^{(5)}$ | $\mathrm{A} 0^{(5)}$ | - |  |  |

## Notes

1. $\mathrm{A}=$ acknowledge.
2. $\mathrm{POR}=$ power-on reset flag $(\mathrm{POR}=$ logic 1 at power-on $)$.
3. $\mathrm{FL}=\mathrm{in}$-lock flag ( $\mathrm{FL}=$ logic 1 when the loop is locked).
4. $\mathrm{ACPS}=$ automatic charge-pump switch flag (active $\mathrm{ACPS}=$ logic 0 ; non-active $\mathrm{ACPS}=\operatorname{logic} 1$ ).
5. A2 to $\mathrm{A} 0=$ digital outputs of the 5-level ADC.

### 1.3 GHz universal bus-controlled TV synthesizers

Table 9 ADC levels

| VOLTAGE APPLIED AT ADC INPUT ${ }^{(1)}$ | A2 | A1 | A0 |
| :---: | :---: | :---: | :---: |
| $0.6 \mathrm{~V}_{\mathrm{CC} 1}$ to $\mathrm{V}_{\mathrm{CC} 1}$ | 1 | 0 | 0 |
| $0.45 \mathrm{~V}_{\mathrm{CC} 1}$ to $0.6 \mathrm{~V}_{\mathrm{CC} 1}$ | 0 | 1 | 1 |
| $0.3 \mathrm{~V}_{\mathrm{CC} 1}$ to $0.45 \mathrm{~V}_{\mathrm{CC} 1}$ | 0 | 1 | 0 |
| $0.15 \mathrm{~V}_{\mathrm{CC} 1}$ to $0.3 \mathrm{~V}_{\mathrm{CC} 1}$ | 0 | 0 | 1 |
| 0 to $0.15 \mathrm{~V}_{\mathrm{CC} 1}$ | 0 | 0 | 0 |

## Note

1. Accuracy is $\pm 0.03 \mathrm{~V}_{\mathrm{CC} 1}$.

## 3-wire bus mode (SW = open-circuit or $\mathrm{V}_{\mathrm{CC} 1}$ );

 see Figs 3,4 and 5During a HIGH level on the CE input, the data is clocked into the data register at the HIGH-to-LOW transition of the clock pulse. The first four bits control the band switch buffers and are loaded into the internal band switch register on the 5th rising edge of the clock pulse. The frequency bits are loaded into the frequency register at the HIGH-to-LOW transition of the chip enable line when an 18-bit or 19-bit data word is transmitted.
At power-on the charge-pump current is set to $280 \mu \mathrm{~A}$, the tuning voltage output is disabled ( $\mathrm{V}_{\text {tune }}=33 \mathrm{~V}$ in
application; see Fig.12), the test bits T2, T1 and T0 are set to the 001 state in the normal mode with ACPS OFF for TSA55226; TSA5527 and ACPS ON for TSA5526A; TSA5527A. RSB is set to logic 1 (TSA5526) or logic 0 (TSA5527). When an 18-bit data word is transmitted, the most significant bit of the divider N14 is internally set to logic 0 and bit RSA is set to logic 1. When a 19-bit data word is transmitted, bit RSA is set to logic 0 .

When a 27-bit word is transmitted, the frequency bits are loaded into the frequency register on the 20th rising edge of the clock pulse and the control bits at the HIGH-to-LOW transition of the chip enable line. In this mode, the reference divider is given by the RSA and RSB bits (see Table 7). The test bits T2, T1 and T0, the charge-pump bit CP, the ratio select bit RSB and the OS bit can only be selected or changed with a 27-bit transmission. They remain programmed if an 18-bit or a 19-bit transmission occurs. Only RSA is controlled by the transmission length when the 18-bit or 19-bit format is used.

A data word of less than 18 bits will not affect the frequency register of the device. The definition of the bits is unchanged compared to the $\mathrm{I}^{2} \mathrm{C}$-bus mode.
The power-on detection threshold voltage $V_{\text {POR }}$ is fixed to $\mathrm{V}_{\mathrm{CC} 1}=2 \mathrm{~V}$ at room temperature. Below this threshold, the device is reset to the power-on state previously described.


For TSA5526 bit RSB = logic 1 at power-on; the reference divider is 512 or 1024.
For TSA5527 bit RSB $=$ logic 0 at power-on; the reference divider is 640 .
For TSA5526 and TSA5527 the value of RSB can also be programmed by using the 27-bit data format. When returning to the normal mode, bit RSB remains as programmed with the 27-bit data word.

Fig. 3 Normal mode; 18-bit data format (RSA = 1).

### 1.3 GHz universal bus-controlled TV synthesizers



For TSA5526 bit RSB = 1 at power-on; the reference divider is 512 or 1024 .
For TSA5527 bit RSB $=0$ at power-on; the reference divider is 640 .
For TSA5526/TSA5527 the value of RSB can also be programmed by using the 27-bit data format. When returning to the normal mode, bit RSB remains as programmed with the 27 -bit data word.

Fig. 4 Normal mode; 19-bit data format $(R S A=0)$.


Fig. 5 Test and features mode; 27-bit data format.

### 1.3 GHz universal bus-controlled TV synthesizers

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC} 1}$ | supply voltage; +5 V (pin 3) | -0.3 | +6.0 | V |
| $\mathrm{V}_{\text {CC2 }}$ | band switch supply voltage; +12 V (pin 4) | -0.3 | +16 | V |
| $\mathrm{V}_{\mathrm{i} \text { (RF) }}$ | prescaler input voltage (pin 1) | -0.3 | $\mathrm{V}_{\mathrm{CC} 1}$ | V |
| $\mathrm{V}_{\text {O(BSn) }}$ | band switch buffers output voltage (pins 5 to 8) | -0.3 | $\mathrm{V}_{\mathrm{CC} 2}$ | V |
| $\mathrm{I}_{\text {(BSn) }}$ | band switch buffers output current | -1 | +50 | mA |
| $\mathrm{V}_{\text {O(CP) }}$ | charge-pump output voltage (pin 9) | -0.3 | $\mathrm{V}_{\mathrm{CC} 1}$ | V |
| $\mathrm{V}_{\text {O(tune) }}$ | output tuning voltage (pin 10) | -0.3 | +35 | V |
| $\mathrm{V}_{\mathrm{i}}(\mathrm{SW})$ | input switching voltage (pin 11) | -0.3 | $\mathrm{V}_{\mathrm{CC} 1}$ | V |
| $\mathrm{V}_{\text {O(LOCK) }}$ | lock output voltage (pin 12) | -0.3 | $\mathrm{V}_{\mathrm{CC} 1}$ | V |
| $\mathrm{V}_{\text {i(SCL) }}$ | serial clock input voltage (pin 13) | -0.3 | +6.0 | V |
| $\mathrm{V}_{\mathrm{i} / \mathrm{o} \text { (SDA) }}$ | serial data input/output voltage (pin 14) | -0.3 | +6.0 | V |
| $\mathrm{I}_{\text {(SDA) }}$ | serial data output current | -1 | +10 | mA |
| $\mathrm{V}_{\mathrm{i}(\mathrm{CE})}$ | chip enable input voltage (pin 15) | -0.3 | +6.0 | V |
| $\mathrm{V}_{\mathrm{i} \text { (xtal) }}$ | crystal oscillator input voltage (pin 16) | -0.3 | $\mathrm{V}_{\mathrm{CC} 1}$ | V |
| $\mathrm{T}_{\text {stg }}$ | storage temperature | -40 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | maximum junction temperature | - | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\mathrm{sc}}$ | short-circuit time; every pin except pin 4 to pin 3 and every pin to pin 2; note 1 | - | 10 | S |

## Note

1. Short-circuit between $\mathrm{V}_{\mathrm{CC} 1}$ and $\mathrm{V}_{\mathrm{CC} 2}$ is allowed provided the voltage applied to $\mathrm{V}_{\mathrm{CC} 2}$ is less than the 6 V maximum rating at $\mathrm{V}_{\mathrm{CC} 1}$.

THERMAL CHARACTERISTICS

| SYMBOL | PARAMETER | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{R}_{\text {th j }-\mathrm{a}}$ | thermal resistance from junction to ambient in free air |  |  |
|  | SO16 | 110 | K/W |
|  | SSOP16 | 142 | K/W |

## HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling bipolar devices. Every pin withstands the ESD test in accordance with "MIL-STD-883C" category B (2000 V). Every pin withstands the ESD test in accordance with Philips Semiconductors Machine Model $0 \Omega, 200 \mathrm{pF}(200 \mathrm{~V})$.

### 1.3 GHz universal bus-controlled TV synthesizers

## CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC} 1}=4.5$ to $5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC} 2}=\mathrm{V}_{\mathrm{CC} 1}$ to $13.2 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-20$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supplies |  |  |  |  |  |  |
| $\mathrm{V}_{\text {CC1 }}$ | supply voltage |  | 4.5 | - | 5.5 | V |
| $\mathrm{V}_{\mathrm{CC} 2}$ | band switch buffers supply voltage |  | $\mathrm{V}_{\mathrm{CC} 1}$ | - | 13.5 | V |
| $\mathrm{I}_{\text {CC1 }}$ | supply current | at power-on | - | 20 | 25 | mA |
| $\mathrm{I}_{\mathrm{CC} 2}$ | band switch buffers supply current | at power-on | - | 0.5 | 1.0 | mA |
|  |  | one band switch buffer is ON; $I_{\text {source }}=40 \mathrm{~mA}$ | - | 50 | 55 | mA |
|  |  | two band switch buffers are ON; $I_{\text {source }}=40 \mathrm{~mA}+5 \mathrm{~mA}$ <br> (any combination) | - | 56 | 62 | mA |
| $\mathrm{V}_{\text {POR }}$ | supply voltage below which POR is active |  | 1.5 | 2.0 | - | V |
| $\mathrm{f}_{\mathrm{RF}}$ | RF input frequency |  | 64 | - | 1300 | MHz |
| DR | divider ratio | 15-bit frequency word | 256 | - | 32767 |  |
|  |  | 14-bit frequency word | 256 | - | 16383 |  |
| $\mathrm{f}_{\text {xtal }}$ | crystal oscillator input frequency | $\mathrm{R}_{\text {xtal }}=25$ to $300 \Omega$ | 3.2 | 4 | 4.48 | MHz |
| $\mathrm{Z}_{\text {xtal }}$ | crystal oscillator input impedance (absolute value) | $\mathrm{f}_{\mathrm{i}}=4 \mathrm{MHz}$ | 600 | 1200 | - | $\Omega$ |

Prescaler (see Figs 6 and 7)

| $\mathrm{V}_{\mathrm{i}(\text { RF })}$ | RF input level | $\mathrm{f}_{\mathrm{i}}=80$ to 150 MHz | -25 | - | 3 | dBm |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | $\mathrm{f}_{\mathrm{i}}=150$ to 1000 MHz | -28 | - | 3 | dBm |
|  |  | $\mathrm{f}_{\mathrm{i}}=1000$ to 1300 MHz | -15 | - | 3 | dBm |
| $\mathrm{Z}_{\mathrm{i} \text { (RF) }}$ | input impedance | see Fig.8 |  |  |  |  |

## PNP band switch buffers outputs (pins 5 to 8)

| lo | output leakage current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 2}=13.5 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{o}}=0 \mathrm{~V} \end{aligned}$ | -10 | - | - | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{o} \text { (sat) }}$ | output saturation voltage | $\begin{aligned} & l_{\text {source }}=40 \mathrm{~mA} ; \\ & \mathrm{V}_{\text {(sat) }}=\mathrm{V}_{\mathrm{CC} 2}-\mathrm{V}_{\mathrm{o}} \end{aligned}$ | - | 0.2 | 0.4 | V |
| LOCK output (PNP collector output) 3 wire bus mode (pin 12) |  |  |  |  |  |  |
| $\mathrm{I}_{\text {(ool) }}$ | output current when out-of-lock | $\mathrm{V}_{\mathrm{CC1}}=5.5 \mathrm{~V} ; \mathrm{V}_{0}=5.5 \mathrm{~V}$ | - | - | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {osat(ool) }}$ | output saturation voltage when out-of-lock | $\begin{aligned} & I_{\text {source }}=200 \mu \mathrm{~A} ; \\ & \mathrm{V}_{\mathrm{o} \text { (sat) }}=\mathrm{V}_{\mathrm{CC} 1}-\mathrm{V}_{0} \end{aligned}$ | - | 0.4 | 0.8 | V |
| $\mathrm{V}_{\text {O(LOCK) }}$ | lock output voltage |  | - | 0.01 | 0.4 | V |

ADC input ( ${ }^{2} \mathrm{C}$-bus mode) pin 12

| $\mathrm{V}_{\mathrm{i}(\mathrm{ADC})}$ | ADC input voltage | see Table 9 | 0 | - | $\mathrm{V}_{\mathrm{CC} 1}$ | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{I}_{\mathrm{IH}(\mathrm{ADC})}$ | HIGH level input current | $\mathrm{V}_{\mathrm{ADC}}=\mathrm{V}_{\mathrm{CC} 1}$ | - | - | 10 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}(\mathrm{ADC})}$ | LOW level input current | $\mathrm{V}_{\mathrm{ADC}}=0 \mathrm{~V}$ | -10 | - | - | $\mu \mathrm{A}$ |

### 1.3 GHz universal bus-controlled

 TV synthesizers| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SW input (bus format switch) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW level input voltage |  | 0 | - | 1.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH level input voltage |  | 3 | - | $\mathrm{V}_{\mathrm{CC} 1}$ | V |
| $\mathrm{I}_{\mathrm{H}}$ | HIGH level input current | $\mathrm{V}_{\mathrm{SW}}=\mathrm{V}_{\mathrm{CC} 1}$ | - | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | LOW level input current | $\mathrm{V}_{\text {SW }}=0 \mathrm{~V}$ | -100 | - | - | $\mu \mathrm{A}$ |

CE input (chip enable/address selection)

| $\mathrm{V}_{\mathrm{IL}}$ | LOW level input voltage |  | 0 | - | 1.5 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{~V}_{\mathrm{IH}}$ | HIGH level input voltage |  | 3 | - | 5.5 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | HIGH level input current | $\mathrm{V}_{\mathrm{CE}}=5.5 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | LOW level input current | $\mathrm{V}_{\mathrm{CE}}=0 \mathrm{~V}$ | -10 | - | - | $\mu \mathrm{A}$ |

## SCL and SDA inputs

| $\mathrm{V}_{\mathrm{IL}}$ | LOW level input voltage |  | 0 | - | 1.5 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{~V}_{\mathrm{IH}}$ | HIGH level input voltage |  | 3.0 | - | 5.5 | V |
| $\mathrm{I}_{\mathrm{H}}$ | HIGH level input current | $\mathrm{V}_{\mathrm{BUS}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC} 1}=0 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{~A}$ |
|  |  | $\mathrm{~V}_{\mathrm{BUS}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC} 1}=5.5 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | LOW level input current | $\mathrm{V}_{\mathrm{BUS}}=1.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC} 1}=0 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{~A}$ |
|  |  | $\mathrm{~V}_{\mathrm{BUS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC} 1}=5.5 \mathrm{~V}$ | -10 | - | - | $\mu \mathrm{A}$ |
| $\mathrm{f}_{\mathrm{Clk}}$ | clock frequency |  | - | 100 | 400 | kHz |

## SDA outputs ( ${ }^{2} \mathrm{C}$-bus mode)

| $\mathrm{I}_{\text {LO }}$ | output leakage current | $\mathrm{V}_{\text {SDA }}=5.5 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{~A}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{~V}_{0}$ | output voltage | $\mathrm{I}_{\text {sink }}=3 \mathrm{~mA}$ | - | - | 0.4 | V |


| Charge-pump output CP |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\\|_{\text {ICPH }}$ | HIGH charge-pump current | $\mathrm{CP}=1$ | - | 280 | - | $\mu \mathrm{A}$ |
| $\\|_{\text {ICPL }} \mid$ | LOW charge-pump current | $\mathrm{CP}=0$ | - | 60 | - | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CP}}$ | output voltage | in-lock; $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ | - | 1.95 | - | V |
| $\mathrm{I}_{\mathrm{LI}(\text { off })}$ | off-state leakage current | $\mathrm{T} 2=0 ; \mathrm{T} 1=1$ | -15 | -0.5 | +15 | nA |

## Tuning voltage output $\mathrm{V}_{\text {tune }}$

| $I_{\text {LO(off) }}$ | leakage current when switched-off | $O S=1 ; \mathrm{V}_{\text {tune }}=33 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{~A}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{~V}_{0}$ | output voltage when the loop is closed | $\mathrm{OS}=0 ; \mathrm{T} 2=0 ; \mathrm{T} 1=0 ;$ <br> $\mathrm{TO}=1 ; \mathrm{R}_{\mathrm{L}}=27 \mathrm{k} \Omega ;$ <br> $\mathrm{V}_{\text {tune }}=33 \mathrm{~V}$ | 0.2 | - | 32.7 | V |

3-wire bus timing (see Figs 6 and 7)

| $\mathrm{t}_{\text {HIGH }}$ | clock high time |  | 2 | - | - | $\mu \mathrm{s}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {SU;DAT }}$ | data set-up time |  | 2 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HD;DAT }}$ | data hold time |  | 2 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU;ENSCL }}$ | enable to clock set-up time |  | 10 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HD; }}$ ENDAT | enable to data hold time |  | 2 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {EN }}$ | enable between two transmissions |  | 10 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HD; }}$ |  | 6 | - | - | $\mu \mathrm{s}$ |  |

### 1.3 GHz universal bus-controlled TV synthesizers



Fig. 6 Timing diagram for 3-wire bus; SDA, SCL and CE.


Fig. 7 Timing diagram for 3 -wire bus; CE and SCL.

### 1.3 GHz universal bus-controlled

 TV synthesizers

Fig. 8 Prescaler Smith chart of typical input impedance at pin 1.


Fig. 9 Prescaler typical input sensitivity curve.

### 1.3 GHz universal bus-controlled TV synthesizers



Fig. 10 Internal pin configuration.

### 1.3 GHz universal bus-controlled TV synthesizers

## APPLICATION INFORMATION

## Tuning amplifier

The tuning amplifier is capable of driving the varicap voltage without an external transistor. The tuning voltage output must be connected to an external load of $27 \mathrm{k} \Omega$ which is connected to the tuning voltage supply rail. Figs 11 and 12 show a possible loop filter. The component values depend on the oscillator characteristics and the selected reference frequency.

## Crystal oscillator

The crystal oscillator uses a 4 MHz crystal connected in series with an 18 pF capacitor thereby operating in the series resonance mode. Connecting the oscillator to the supply voltage is preferred but it can, however, also be connected to ground.

## Examples of $\mathrm{I}^{2} \mathrm{C}$-bus sequences $(\mathrm{SW}=\mathrm{LOW})$

Tables 10 to 14 show the various sequences where $f_{\text {osc }}=100 \mathrm{MHz}, B S 4=O N, I_{C P}=280 \mu A, N=512, f_{x t a l}=4 \mathrm{MHz}$, $\mathrm{S}=\mathrm{START}, \mathrm{A}=$ acknowledge and $\mathrm{P}=\mathrm{STOP}$. The sequence is as follows:
START + address byte + divider byte 1 + divider byte $2+$ control byte + band switch byte + STOP.
For the complete sequence see Table 10 (sequence 1) or Table 11 (sequence 2).
Table 10 Complete sequence 1

| S | C 2 | A | 06 | A | 40 | A | CE | A | 08 | A | P |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 11 Complete sequence 2

| S | C 2 | A | CE | A | 08 | A | 06 | A | 40 | A | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 12 Divider bytes only sequence

| S | C 2 | A | 06 | A | 40 | A | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 13 Control and band switch bytes only sequence

| S | C 2 | A | CE | A | 08 | A | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 14 Control byte only sequence

| S | C 2 | A | CE | A | P |
| :---: | :---: | :---: | :---: | :---: | :---: |

Other sequences are not allowed in the write mode.
Table 15 One status byte acquisition

| S | C3 | A | $\mathrm{XX}^{(1)}$ | $\mathrm{X}^{(2)}$ | P |
| :---: | :---: | :---: | :---: | :---: | :---: |

## Notes

1. $X X=$ the read status byte.
2. $X=$ no acknowledge from the master means end of sequence.

### 1.3 GHz universal bus-controlled TV synthesizers

Table 16 Two status byte acquisition

| S | C3 | A | $\mathrm{XX}^{(1)}$ | A | $\mathrm{XX}^{(1)}$ | $\mathrm{X}^{(2)}$ | P |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Notes

1. $X X=$ the read status byte.
2. $X=$ no acknowledge from the master means end of sequence.

Other $\mathrm{I}^{2} \mathrm{C}$-bus addresses may be selected by applying an appropriate voltage to the CE input.

## Examples of 3-wire bus sequences (TSA5526; SW = OPEN)

Table 17 18-bit sequence ( $\mathrm{f}_{\mathrm{osc}}=800 \mathrm{MHz}, \mathrm{BS} 4=\mathrm{ON}$ )

| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

The reference divider is automatically set to 512 unless RSB has been programmed to 0 during a 27-bit sequence (see Table 19).

Table 18 19-bit sequence ( $\mathrm{f}_{\text {osc }}=650 \mathrm{MHz}, \mathrm{BS} 3=\mathrm{ON}$ )

| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

The reference divider is automatically set to 1024 unless RSB has been programmed to 0 during a 27-bit sequence (see Table 19).

Table 1927 -bit sequence ( $\mathrm{f}_{\mathrm{osc}}=750 \mathrm{MHz}, \mathrm{BS} 1=\mathrm{ON}, \mathrm{N}=640, \mathrm{I}_{\mathrm{cp}}=60 \mu \mathrm{~A}$, no test function)

| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 20 19-bit sequence

| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

This sequence will program $f_{\text {osc }}$ to 600 MHz in 50 kHz steps. $\mathrm{I}_{\mathrm{CP}}$ remains at $60 \mu \mathrm{~A}$.
Table 21 18-bit sequence

| 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

This sequence will program $f_{\text {osc }}$ to 600 MHz in 50 kHz steps. $\mathrm{I}_{\mathrm{CP}}$ remains at $60 \mu \mathrm{~A}$.
Table 22 27-bit sequence ( $\mathrm{f}_{\mathrm{osc}}=650 \mathrm{MHz}, \mathrm{BS} 1=\mathrm{ON}$ )

| 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

This sequence sets RSA to 0 , RSB to 1 and CP to 1 . After this sequence $I_{C P}=280 \mu \mathrm{~A}, \mathrm{~N}=1024$ (19-bit transmission) and $N=512$ (18-bit transmission), RSB $=1$.

### 1.3 GHz universal bus-controlled TV synthesizers

## Example of 3-wire bus sequence (TSA5527; SW = OPEN)

Table 23 19-bit sequence ( $\mathrm{f}_{\mathrm{osc}}=700 \mathrm{MHz}, \mathrm{BS} 3=\mathrm{ON}$ )

| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$\mathrm{N}=640$ unless RSB has been programmed to 0 during a 27-bit sequence.

(1) Connection to ground is also allowed.
(2) Capacitor prevents parasitic oscillation on the $\mathrm{V}_{\mathrm{CC} 2}$ line.

Fig. 11 Typical $\mathrm{I}^{2} \mathrm{C}$-bus application.

### 1.3 GHz universal bus-controlled TV synthesizers


(1) Connection to ground is also allowed.
(2) Capacitor prevents parasitic oscillation on the $\mathrm{V}_{\mathrm{CC} 2}$ line.

Fig. 12 Typical 3-wire bus application.

### 1.3 GHz universal bus-controlled TV synthesizers

## PACKAGE OUTLINES

SO16: plastic small outline package; 16 leads; body width 3.9 mm
SOT109-1


DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | $\mathbf{A}$ <br> $\mathbf{m a x}$. | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{3}}$ | $\mathbf{b}_{\mathbf{p}}$ | $\mathbf{c}$ | $\mathbf{D}^{(\mathbf{1})}$ | $\mathbf{E}^{\mathbf{1})}$ | $\mathbf{e}$ | $\mathbf{H}_{\mathbf{E}}$ | $\mathbf{L}$ | $\mathbf{L}_{\mathbf{p}}$ | $\mathbf{Q}$ | $\mathbf{v}$ | $\mathbf{w}$ | $\mathbf{y}$ | $\mathbf{Z}^{(\mathbf{1})}$ | $\boldsymbol{\theta}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.75 | 0.25 | 1.45 | 0.25 | 0.49 | 0.25 | 10.0 | 4.0 | 1.27 | 6.2 | 1.05 | 1.0 | 0.7 | 0.25 | 0.25 | 0.1 | 0.7 |  |
|  |  | 0.10 | 1.25 |  | 0.36 | 0.19 | 9.8 | 3.8 |  | 5.8 |  | 0.4 | 0.6 | 0.25 |  |  |  |  |

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN <br> PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |  |
| SOT109-1 | $076 E 07 S$ | MS-012AC |  |  | $91-08-13$ <br> $95-01-23 ~$ |  |

### 1.3 GHz universal bus-controlled TV synthesizers



DIMENSIONS (mm are the original dimensions)

| UNIT | A max. | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $D^{(1)}$ | $E^{(1)}$ | e | $\mathrm{H}_{\mathrm{E}}$ | L | $L_{p}$ | Q | v | w | y | $Z^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.5 | $\begin{aligned} & \hline 0.15 \\ & 0.00 \end{aligned}$ | $\begin{aligned} & \hline 1.4 \\ & 1.2 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.32 \\ & 0.20 \end{aligned}$ | $\begin{aligned} & \hline 0.25 \\ & 0.13 \end{aligned}$ | $\begin{aligned} & \hline 5.30 \\ & 5.10 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.3 \end{aligned}$ | 0.65 | $\begin{aligned} & \hline 6.6 \\ & 6.2 \end{aligned}$ | 1.0 | $\begin{aligned} & \hline 0.75 \\ & 0.45 \end{aligned}$ | $\begin{aligned} & 0.65 \\ & 0.45 \end{aligned}$ | 0.2 | 0.13 | 0.1 | $\begin{aligned} & \hline 0.48 \\ & 0.18 \end{aligned}$ | $\begin{gathered} 10^{\circ} \\ 0^{\circ} \end{gathered}$ |

Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT369-1 |  |  |  | $\square$ | $\begin{aligned} & \hline-94-04-20 \\ & 95-02-04 \end{aligned}$ |

# 1.3 GHz universal bus-controlled TV synthesizers 

## SOLDERING

## Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.
This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398652 90011).

## Reflow soldering

Reflow soldering techniques are suitable for all SO packages.
Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to $250^{\circ} \mathrm{C}$.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at $45^{\circ} \mathrm{C}$.

## Wave soldering

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is $260^{\circ} \mathrm{C}$, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than $150^{\circ} \mathrm{C}$ within 6 seconds. Typical dwell time is 4 seconds at $250^{\circ} \mathrm{C}$.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

## Repairing soldered joints

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V ) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300^{\circ} \mathrm{C}$. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and $320^{\circ} \mathrm{C}$.

### 1.3 GHz universal bus-controlled TV synthesizers

## DEFINITIONS

| Data sheet status |  |
| :--- | :--- |
| Objective specification | This data sheet contains target or goal specifications for product development. |
| Preliminary specification | This data sheet contains preliminary data; supplementary data may be published later. |
| Product specification | This data sheet contains final product specifications. |
| Limiting values | Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or <br> more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation <br> of the device at these or at any other conditions above those given in the Characteristics sections of the specification <br> is not implied. Exposure to limiting values for extended periods may affect device reliability. |

## Application information

Where application information is given, it is advisory and does not form part of the specification.

## LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

## PURCHASE OF PHILIPS I²C COMPONENTS

Purchase of Philips $I^{2} \mathrm{C}$ components conveys a license under the Philips' $\mathrm{I}^{2} \mathrm{C}$ patent to use the components in the $I^{2} \mathrm{C}$ system provided the system conforms to the $I^{2} \mathrm{C}$ specification defined by Philips. This specification can be ordered using the code 939839340011.

