

Dual Channel, High-Voltage – Multi-Level Output Fully Integrated Ultrasound Transmitter

Check for Samples: [TX517](#)

FEATURES

- **Output Voltage:**
 - Up to 200Vpp in Differential Mode
- **Peak Output Current: $\pm 2.5A$**
- **Multi-Level Output**
 - Differential : 17 Levels
 - Single Ended : 5 Levels
- **Integrated:**
 - Level Translator
 - Driver
 - High Voltage Output Stages
 - CW output
- **TX Output Update Rate**
 - Up to 100MSPS
- **Minimal External Components**
- **Small Package: BGA 13x13mm**

APPLICATIONS

- **Medical Ultrasound**
- **High Voltage Signal Generator**

DESCRIPTION

The TX517 is a fully integrated, dual channel, high voltage Transmitter. It is specifically designed for demanding medical Ultrasound applications that require a Multi-level high-voltage pulse pattern. The output stages are designed to deliver typically $\pm 2.5A$ peak output currents, with 200Vpp swings.


The TX517 is a complete transmitter solution with low-voltage input logic, level translators, gate drivers and P-channel and N-Channel MOSFETs for each channel.

The TX517 also incorporates a CW output stage.

The TX517 is available in a BGA package that is Lead-Free (RoHS compliant) and Green. It is specified for operation from 0°C to 85°C.

17 Level Pulser Chip:

The chip consists of two 5-level channels to form a single 17-level transmitter cell when used in conjunction with a transformer. It is designed to drive the transducer not only at various output levels, but also to modulate the width of the output pulses to obtain the added flexibility of pulse-width-modulation spectral shaping.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGING/ORDERING INFORMATION⁽¹⁾

PACKAGED DEVICES	PACKAGE TYPE	PACKAGE MARKING	TRANSPORT MEDIA, QUANTITY	ECO STATUS ⁽²⁾
TX517IZCQ	BGA-144	TX517	Tray	Pb-Free, Green

(1) NOTE: These Packages conform to Lead-Free and Green Manufacturing Specifications

(2) Eco-Status information: Additional details including specific material content can be accessed at www.ti.com/leadfree

GREEN: Ti defines Green to mean Lead (Pb)-Free and in addition, uses less package materials that do not contain halogens, including bromine (Br), or antimony (Sb) above 0.1% of total product weight.

N/A: Not yet available Lead (Pb)-Free; for estimated conversion dates, go to www.ti.com/leadfree.

Pb-FREE: Ti defines Lead (Pb)-Free to mean RoHS compatible, including a lead concentration that does not exceed 0.1% of total product weight, and, if designed to be soldered, suitable for use in specified lead-free soldering processes.

DEVICE INFORMATION

**BGA-144 PINS
TOP VIEW**

	1	2	3	4	5	6	7	8	9	10	11	12	
A	HV2B	GND	HV1B	HV0B	VCWB	ENI	VAAB	NC	NC	INP1B	INN1B	INP2B	A
B	NC	LV1B	LV1B	LV1B	LV1B	LV1B	GND	NC	NC	GND	VAAC	INN2B	B
C	OUTB	LV1B	LV1B	LV1B	LV1B	LV1B	CWINB	VEE	VEE	VEE	VEE	INN0B	C
D	NC	LV1B	LV1B	LV1B	LV1B	LV1B	GND	VEE	VEE	VEE	VEE	INP0B	D
E	LV2B	LV1B	LV1B	LV1B	LV1B	LV1B	VDD	VEE	VEE	VEE	VEE	PCLKIN	E
F	LV1B	LV1B	LV1B	LV1B	LV1B	LV1B	LV0B	VEE	VEE	VEE	VEE	GND	F
G	LV1A	LV1A	LV1A	LV1A	LV1A	LV1A	LV0A	VEE	VEE	VEE	VEE	VDD	G
H	LV2A	LV1A	LV1A	LV1A	LV1A	LV1A	VDD	VEE	VEE	VEE	VEE	CWINA	H
J	NC	LV1A	LV1A	LV1A	LV1A	LV1A	GND	VEE	VEE	VEE	VEE	INP0A	J
K	OUTA	LV1A	LV1A	LV1A	LV1A	LV1A	GND	VEE	VEE	VEE	VEE	INN0A	K
L	NC	LV1A	LV1A	LV1A	LV1A	LV1A	GND	NC	NC	GND	VAAD	INN2A	L
M	HV2A	GND	HV1A	HV0A	VCWA	PDM	VAAA	BIAS	NC	INP1A	INN1A	INP2A	M

PIN FUNCTIONS

PIN NAME	DESCRIPTION
SUPPLIES	
VAAx	Input Logic Supply (+2.5V)
VDD	+5V Driver Supply
VEE	–5V Driver Supply
HV0A, HV0B	Positive Supply of Low-voltage FET Output stage; Channel A and B
LV0A, LV0B	Negative Supply of Low-voltage FET Output stage; Channel A and B
HV2A, HV2B	Positive Supply of Intermediate voltage FET Output stage; this stage includes an internal de-glitcher circuit. Channel A and B
LV2A, LV2B	Negative Supply of Intermediate voltage FET Output stage; this stage includes an internal de-glitcher circuit. Channel A and B
HV1A, HV1B	Positive Supply of High-voltage FET Output stage; Channel A and B
LV1A, LV1B	Negative Supply of High-voltage FET Output stage; Channel A and B
VCWA, VCWB	Supply connections for CW FET output stage; Channel A and B
GND	Ground connection; Driver
GND _{CWA} , GND _{CWB}	Ground connection for CW FET output stage of Channel A and B
BIAS	Connect to VAA (+2.5V); used for internal biasing; high-impedance input
INPUTS	
INP0A, INP0B	Logic input signal for the Low-voltage P-FET stage of channel A and B; Low = ON, High = OFF . Controls HV0A, HV0B. High impedance input.
INN0A, INN0B	Logic input signal for the Low-voltage N-FET stage of channel A and B; Low = OFF, High = ON . Controls LV0A, LV0B. High impedance input.
INP2A, INP2B	Logic input signal for the Intermediate voltage P-FET stage of channel A and B; Low = ON, High = OFF . Controls HV2A, HV2B. High impedance input.
INN2A, INN2B	Logic input signal for the Intermediate Voltage N-FET stage of channel A and B; Low = OFF, High = ON . Controls LV2A, LV2B. High impedance input.
INP1A, INP1B	Logic input signal for the High-voltage P-FET stage of channel A and B; Low = ON, High = OFF . Controls HV1A, HV1B. High impedance input.
INN1A, INN1B	Logic input signal for the High-voltage N-FET stage of channel A and B; Low = OFF, High = ON . Controls LV1A, LV1B. High impedance input.
CWINA	CW gate input signal for A output. An input '1' means that current sinks from OUTA. An input '0' means that current sources from OUTA. This pin directly accesses the output A CW FET gates.
CWINB	CW gate input signal for B output. An input '1' means that current sinks from OUTB. An input '0' means that current sources from OUTB. This pin directly accesses the output B CW FET gates.
$\overline{\text{EN}}$	Logic Input for non-CW path; use the Enable-pin to select between input data being latched or transparent operation. Low = input data will be retimed by the internal (T&H) at the rate of the applied clock at PCLKIN. High = use this mode when operating the TX517 without a clock. When High (1) the input data will bypass the (T&H). This pin is a common control for Channel A and B. High impedance input.
$\overline{\text{PDM}}$	Power-down control input non-CW path; Low = power-down, High = normal operation. The $\overline{\text{PDM}}$ -pin controls the voltage translation circuits which draw some quiescent power. This pin is a common control for Channel A and B. High impedance input.
PCLKIN	Clock input for usage in latch (T&H) mode. When clock signal is high, the (T&H) circuit is in track mode. When clock signal is low, the (T&H) is in hold mode. This pin is a common clock input for both Channel A and B. High impedance input.
OUTPUTS	
OUTA	Output Channel A
OUTB	Output Channel B

ABSOLUTE MAXIMUM RATINGS

Voltages referenced to Ground potential (GND = 0V); over operating free-air temperature (unless otherwise noted) ⁽¹⁾

		VALUE	UNIT
V _{DS}	High-Voltage, Positive Supply HV1,2 referred to OUTA/B, see also Max. delta voltage	-0.3 to +80	V
	High-Voltage, Positive Supply HV0 referred to OUTA/B, see also Max. delta voltage	-0.3 to +6	V
	High-Voltage VCWA/B supply referred to GNDCWA/B	-0.3 to +16	V
V _{DS}	High-Voltage, Negative Supply LV1,2 referred to OUTA/B, see also Max. delta voltage	-40 to +0.3	V
	High-Voltage, Negative Supply LV0 referred to OUTA/B, see also Max. delta voltage	-6 to +0.3	V
	Max. delta voltage: HV1-LV1 and HV2 – LV2	110	V
	Max. delta voltage: HV0 – LV0	12	V
VDD	Driver Supply, positive	-0.3 to +6	V
VEE	Driver Supply, negative	-6 to +0.3	V
VAA	Logic Supply Voltage	-0.3 to +6	V
	Logic Inputs (INPx, INNx, \overline{EN} , \overline{PDM} , PCLKIN, U)	-0.3 to +6	V
	CW inputs (CWINA, CWINB)	-0.3 to +11	V
	Peak Solder Temperature ⁽²⁾	260	°C
TJ	Maximum junction temperature, any condition ⁽³⁾	150	°C
TJ	Maximum junction temperature, continuous operation, long term reliability ⁽⁴⁾	125	°C
Tstg	Storage temperature range	-65 to 150	°C
ESD ratings	HBM	500	V
	CDM	750	V
	MM	200	V

- (1) Stresses above those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute maximum rated conditions for extended periods may degrade device reliability.
- (2) Device complies with JSTD-020D.
- (3) The absolute maximum junction temperature under any condition is limited by the constraints of the silicon process.
- (4) The absolute maximum junction temperature for continuous operation is limited by the package constraints. Operation above this temperature may result in reduced reliability and/or lifetime of the device.

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾		TX517	UNITS
		BGA (144) (ZCQ) PINS	
θ_{JA}	Junction-to-ambient thermal resistance	28	°C/W
θ_{JCTop}	Junction-to-case (top) thermal resistance	3.8	
θ_{JB}	Junction-to-board thermal resistance	11.3	
ψ_{JT}	Junction-to-top characterization parameter	0.2	
Power Rating ⁽²⁾⁽³⁾ (TJ = 125°C)	TA = 25°C	3.57	W
	TA = 85°C	1.47	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) This data was taken with the JEDEC High-K test PCB.
- (3) Power rating is determined with a junction temperature of 125°C. This is the point where distortion starts to substantially increase and long-term reliability starts to be reduced. Thermal management of the final PCB should strive to keep the junction temperature at or below 125°C for best performance and reliability.

RECOMMENDED OPERATING CONDITIONS

	MIN	TYP	MAX	UNIT
VAA	2.38	2.5	3.3	V
VDD	4.75	5.0	5.25	V
VEE	-5.25	-5.0	-4.75	V
HV0A, HV0B	0	1.9	5	V
LV0A, LV0B	-5	-1.9	0	V
HV2A, HV2B	0	32	70	V
LV2A, LV2B	-30	-11.9	0	V
HV1A, HV1B	>HV0 and >HV2	61	70	V
LV1A, LV1B	-30	-20.9	<LV0 and <LV2	V
VCWA, VCWB	0	11	15	V
Maximum DELTA between HV1 to LV1 and HV2 to LV2			100	V
INN _x , INP _x , \overline{EN} , \overline{PDM} , PCLKIN, U	0		VAA	V
INCWA, INCWB	0	5	10	V
INN _{xx} , INP _{xx} input sample rate	1		100	Msp/s
INN _{xx} , INP _{xx} input unit interval	10		1000	ns
PCLKIN input frequency	1		100	MHz
Ambient Temperature, T _A	0		85	°C

ELECTRICAL CHARACTERISTICS

All Specifications at: $T_A = 0$ to 85°C , $V_{AA} = 2.5\text{V}$, $V_{DD} = 5\text{V}$, $V_{EE} = -5\text{V}$, $HV0 = 1.9\text{V}$, $LV0 = -1.9\text{V}$, $HV2 = 32\text{V}$, $LV2 = -11.9\text{V}$, $HV1 = +61.1\text{V}$, $LV1 = -20.9\text{V}$, $V_{CW} = 11\text{V}$, $R_L = 100\ \Omega$ to GND for OUTA, $R_L = 100\ \Omega$ to GND for OUTB, unless otherwise noted. The parameter results are applicable to both OUTA and OUTB, and they are measured using Non-Latch Mode unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	TEST LEVEL ⁽¹⁾
HV0/LV0 SIGNAL PATH – DC PERFORMANCE						
P-CHANNEL						
Effective resistance, $R_{DSon} + R_{diode}$	$HV0 = 2\text{ V}$, $OUTX = -750\text{ mV}$ to -1.25 V	6.5	9.5	13	Ω	A
Effective resistance variation	Max output power to Min output power, load = $100\ \Omega$ to $0\ \text{V}$			12%		C
Output saturation current	$R_L = 5\ \Omega$ to $-30\ \text{V}$	-3.1	-1.3	-1	A	A
Output voltage			1.0		V	C
N-CHANNEL						
Effective resistance, $R_{DSon} + R_{diode}$	$LV0 = -2\text{V}$, $OUTX = 750\text{ mV}$ to 1.25 V	2.5	5	8.5	Ω	A
Effective Resistance Variation	Max output power to Min output power, Load = $100\ \Omega$ to $0\ \text{V}$			5	%	C
Output saturation current	$R_L = 5\ \Omega$ to $+30\ \text{V}$	1.4	1.8	3.1	A	A
Output voltage			-1.2		V	C
HV0/LV0 SIGNAL PATH – AC PERFORMANCE						
Single-tone output frequency		1		100	MspS	B
2 nd Order harmonic distortion (when using transformer bridge)	$f = 5.0\text{ MHz}$ square wave, measured using transformer at secondary coil with $R_L = 100\ \Omega$		35		dBc	C
t_r Output rise time	10% to 90% of $0\ \text{V}$ to $+V_{out}$ Figure 8		4.5		ns	C
t_f Output fall time	10% to 90% of $0\ \text{V}$ to $-V_{out}$ Figure 8		1		ns	C
t_{pr} , t_{pf} Propagation Delay	Input 50% to Output 50% Figure 8		30		ns	B
HV2/LV2 SIGNAL PATH – DC PERFORMANCE						
P-CHANNEL						
Effective resistance, $R_{DSon} + R_{diode}$	$HV2 = 30\ \text{V}$ to $HV2 = 20\ \text{V}$	4.5	9	12.5	Ω	A
Effective resistance variation	Max output power to Min output power, load = $100\ \Omega$ to $0\ \text{V}$			12%		C
Output saturation current	$HV2 = 60\ \text{V}$; $R_L = 5\ \Omega$ to GND	-4.1	-2.3	-1.8	A	A
Output voltage			28.5		V	C
N-CHANNEL						
Effective resistance, $R_{DSon} + R_{diode}$	$LV2 = -10\ \text{V}$ to $LV2 = -12\ \text{V}$	1.5	4.5	7.5	Ω	A
Effective resistance variation	Max output power to Min output power, load = $100\ \Omega$ to $0\ \text{V}$			4%		C
Output saturation current	$LV2 = -60\ \text{V}$; $R_L = 5\ \Omega$ to GND	2.4	3.0	5.0	A	A
Output Voltage			-10.5		V	C
HV2/LV2 SIGNAL PATH – AC PERFORMANCE						
Single-tone Output Frequency		1		100	MspS	B
2 nd Order harmonic distortion when using transformer bridge	$f = 5.0\text{ MHz}$ square wave, measured using transformer at secondary coil with $R_L = 100\ \Omega$		50		dBc	C
t_r Output rise time	10% to 90% of $0\ \text{V}$ to $+V_{out}$ Figure 8		7.5		ns	C
t_f Output fall time	10% to 90% of $0\ \text{V}$ to $-V_{out}$ Figure 8		3		ns	C
t_{pr} , t_{pf} Propagation delay	Input 50% to Output 50% Figure 8		25		ns	B

- (1) Test levels: (A) 100% tested at 25°C . Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

ELECTRICAL CHARACTERISTICS

All Specifications at: $T_A = 0$ to 85°C , $V_{AA} = 2.5\text{V}$, $V_{DD} = 5\text{V}$, $V_{EE} = -5\text{V}$, $HV0 = 1.9\text{V}$, $LV0 = -1.9\text{V}$, $HV2 = 32\text{V}$, $LV2 = -11.9\text{V}$, $HV1 = +61.1\text{V}$, $LV1 = -20.9\text{V}$, $VCW = 11\text{V}$, $R_L = 100\Omega$ to GND for OUTA, $R_L = 100\Omega$ to GND for OUTB, unless otherwise noted. The parameter results are applicable to both OUTA and OUTB, and they are measured using Non-Latch Mode unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	TEST LEVEL ⁽¹⁾
HV1/LV1 SIGNAL PATH – DC PERFORMANCE						
P-CHANNEL						
Effective resistance, $R_{DSon} + R_{diode}$	$HV1 = 60\text{V}$ to $HV1 = 50\text{V}$	2.5	7	12.5	Ω	A
Effective resistance variation	Max output power to Min output power load = 100Ω to GND			11%		C
Output saturation current	$HV1 = 60\text{V}$; $R_L = 5\Omega$ to GND	-4.1	-2.5	-2	A	A
Output voltage			58		V	C
N-CHANNEL						
Effective resistance, $R_{DSon} + R_{diode}$	$LV1 = -20\text{V}$ to -10V	1	2	4.5	Ω	A
Effective resistance variation	Max output power to Min output power load = 100Ω to 0V			3%		C
Output saturation current	$LV1 = -60\text{V}$; $R_L = 5\Omega$ to GND	2.9	3.4	4.1	A	A
Output voltage			-20		V	C
HV1/LV1 SIGNAL PATH – AC PERFORMANCE						
Single-tone output frequency		1		100	Msp/s	B
2 nd Order harmonic distortion (when using transformer bridge)	$f = 5.0\text{MHz}$ square wave, measured using transformer at secondary coil with $R_L = 100\Omega$		60		dBc	C
t_r Output rise time	10% to 90% of 0V to $+V_{out}$ Figure 8		6.5		ns	C
t_f Output fall time	10% to 90% of 0V to $-V_{out}$ Figure 8		3		ns	C
t_{pr} , t_{pf} Propagation Delay	Input 50% to Output 50% Figure 8		25		ns	B

(1) Test levels: (A) 100% tested at 25°C . Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

ELECTRICAL CHARACTERISTICS

All Specifications at: $T_A = 0$ to 85°C , $V_{AA} = 2.5\text{V}$, $V_{DD} = 5\text{V}$, $V_{EE} = -5\text{V}$, $HV0 = 1.9\text{V}$, $LV0 = -1.9\text{V}$, $HV2 = 32\text{V}$, $LV2 = -11.9\text{V}$, $HV1 = +61.1\text{V}$, $LV1 = -20.9\text{V}$, $VCW = 11\text{V}$, $R_L = 100\Omega$ to GND for OUTA, $R_L = 100\Omega$ to GND for OUTB, unless otherwise noted. The parameter results are applicable to both OUTA and OUTB, and they are measured using Non-Latch Mode unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	TEST LEVEL ⁽¹⁾
CW SIGNAL PATH – DC PERFORMANCE						
P-CHANNEL						
Effective resistance, $R_{DSon} + R_{diode}$	$VCW = 4.5\text{V}$ to 5.5V	9	21	31	Ω	A
Effective resistance variation	Max output power to Min output power, load = 100Ω to 0V			30%		C
Output saturation current	$R_L = 5\Omega$ to -20V	-0.16	-0.12	-0.06	A	A
Output voltage			8		V	C
N-CHANNEL						
Effective resistance, $R_{DSon} + R_{diode}$	$OUTX = 1\text{V}$ to 2V	9	14	18	Ω	A
Effective resistance variation	Max output power to Min output power, load = 100Ω to 0V			10%		C
Output saturation current	$R_L = 5\Omega$ to 20V	0.29	0.35	0.44	A	A
Output voltage			30		mV	C

(1) Test levels: (A) 100% tested at 25°C . Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

ELECTRICAL CHARACTERISTICS (continued)

All Specifications at: $T_A = 0$ to 85°C , $V_{AA} = 2.5\text{V}$, $V_{DD} = 5\text{V}$, $V_{EE} = -5\text{V}$, $HV0 = 1.9\text{V}$, $LV0 = -1.9\text{V}$, $HV2 = 32\text{V}$, $LV2 = -11.9\text{V}$, $HV1 = +61.1\text{V}$, $LV1 = -20.9\text{V}$, $V_{CW} = 11\text{V}$, $R_L = 100\ \Omega$ to GND for OUTA, $R_L = 100\ \Omega$ to GND for OUTB, unless otherwise noted. The parameter results are applicable to both OUTA and OUTB, and they are measured using Non-Latch Mode unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	TEST LEVEL ⁽¹⁾
CW SIGNAL PATH – AC PERFORMANCE⁽²⁾						
Single-tone output frequency		0.5		10	MHz	B
2 nd Order harmonic distortion	$f = 1\text{MHz}$, measured using transformer at secondary coil with $R_L = 100\ \Omega$		47		dBc	C
	$f = 5\text{MHz}$, measured using transformer at secondary coil with $R_L = 100\ \Omega$		33		dBc	C
Slew Rate + (Positive Edge)	20% to 80% of V_{outpp} , measured using transformer at secondary coil with $R_L = 100\ \Omega$		0.6		V/ns	C
Slew Rate – (Negative Edge)			0.45		V/ns	C
t_r Output rise time	10% to 90% of 0 V to + V_{out} Figure 8		30		ns	C
t_f Output fall time	10% to 90% of 0 V to – V_{out} Figure 8		10		ns	C
t_{pr} , t_{pf} Propagation Delay	Input 50% to Output 50% Figure 8		25		ns	B
AC-coupled gate drive time constant for P-CHANNEL		10	20	30	μs	C
CW INPUT CHARACTERISTIC						
High input voltage		1.05			V	B
Low input voltage				0.35	V	B
Low input current	$CW_{INX}=0\text{V}$		0	1	μA	B
High input current	$CW_{INX}=5.0\text{V}$		25	40	μA	B
Input Gate Charge	$CW_{INX} = 0\text{ V to } 5.0\text{ V or } 5.0\text{ V to } 0\text{ V}$		550		pC	C
LOGIC CHARACTERISTICS – INNxx, INPxx, EN, PDM, PCLKIN pins						
Input capacitance	INNxx, INPxx, PCLKIN @ 10 MHz		6		pF	C
	EN @ 10 MHz		9			
	PDM @ 10 MHz		4			
Logic high input voltage	$V_{AA}=2.375\text{V to } 3.6\text{V}$	$0.55 \cdot V_{AA}$		V_{AA}	V	B
Logic low input voltage	$V_{AA}=2.375\text{V to } 3.6\text{V}$	0		0.8	V	B
Logic low input current			0.2	10	μA	B
Logic high input current			0.2	10	μA	B
Minimum clock period, t_{per}	Figure 9, PCLKIN		10		ns	B
Minimum clock high time, t_{min}	Figure 9, PCLKIN		2.0		ns	B
t_s Setup time	Figure 9, PCLKIN, INNxx, INPxx		0		ns	B
t_h Hold time	Figure 9, PCLKIN, INNxx, INPxx		1.5		ns	B
OUTPUT CHARACTERISTIC						
Output resistance	Power Down Mode (Hi-Z Output) $V_{TEST} = 20\text{ V}$		1		$\text{G}\Omega$	C
Output capacitance	Power Down Mode (Hi-Z Output) @ 1 to 100 MHz		165		pF	C
Leakage current	Power Down Mode (Hi-Z Output) $V_{TEST} = 0\text{V}$		0.001	10	μA	A
INTERNAL GATE CHARGE CHARACTERISTICS						
Input gate charge ⁽³⁾	HV0/LV0 internal FET gates driven from VEE to VDD or VDD to VEE		3.5		nC	C
	HV1/LV1 internal FET gates driven from VEE to VDD or VDD to VEE		4.6		nC	C
	HV2/LV2 internal FET gates driven from VEE to VDD or VDD to VEE		7		nC	C

- (1) Test levels: (A) 100% tested at 25°C . Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.
- (2) TX517 CW outputs are complimentary. Thus a transformer is needed to enable CW output.
- (3) Input gate charge is the amount of charge to change the internal FET gates of a given output from either a low to a high state or from a high to a low state. Each gate charge value applies to both the P and N type FET for the given output. These values can be used to estimate the amount of dynamic current that needs to be provided to the VDD and VEE power supplies in order to switch the internal FET's at a given sampling rate.

ELECTRICAL CHARACTERISTICS

All Specifications at: $T_A = 0$ to 85°C , $V_{AA} = 2.5\text{V}$, $V_{DD} = 5\text{V}$, $V_{EE} = -5\text{V}$, $HV0 = 1.9\text{V}$, $LV0 = -1.9\text{V}$, $HV2 = 32\text{V}$, $LV2 = -11.9\text{V}$, $HV1 = +61.1\text{V}$, $LV1 = -20.9\text{V}$, $V_{CW} = 11\text{V}$, $R_L = 100\Omega$ to GND for OUTA, $R_L = 100\Omega$ to GND for OUTB, unless otherwise noted. The parameter results are applicable to both OUTA and OUTB, and they are measured using Non-Latch Mode unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	TEST LEVEL ⁽¹⁾		
POWER SUPPLY								
Total Quiescent Current (PW Mode) Power supply VDD	INPxx = 1, INNxx = 0, PCLKIN= 0 or 1		13	15	mA	A		
Total Quiescent Current (PW Mode) Power supply VEE	INPxx = 1, INNxx = 0, PCLKIN= 0 or 1	-10	-8		mA	A		
Total Quiescent Current (PW Mode) Power supply VAA	INPxx = 1, INNxx = 0, PCLKIN= 0 or 1	-3	-2		mA	A		
Dynamic Current Consumption (PW Mode) Power supply VDD	Input pattern = 10 cycle square wave, 5% duty cycle at 10 Msps (5 MHz) on noted signal path. Load = transformer and 100 ohm differential load, see Figure 10 .	HV0/LV0		17	23	mA	B	
			HV1/LV1		18			23
			HV2/LV2		20.5			23
Dynamic Current Consumption (PW Mode) Power supply VEE	Input pattern = 10 cycle square wave, 5% duty cycle at 10 Msps (5 MHz) on noted signal path. Load = transformer and 100 ohm differential load, see Figure 10 .	HV0/LV0		-15	-10	mA	B	
			HV1/LV1		-15			-10.5
			HV2/LV2		-15			-12.5
Dynamic Current Consumption (PW Mode) Power supply VAA	Input pattern = 10 cycle square wave, 5% duty cycle at 10 Msps (5 MHz) on noted signal path. Load = transformer and 100 ohm differential load, see Figure 10 .	HV0/LV0		-4	-2.3	mA	B	
			HV1/LV1		-4			-2.5
			HV2/LV2		-4			-2.5
Dynamic Current Consumption (PW Mode) Power supply HV0	Input pattern = 10 cycle square wave, 5% duty cycle at 10 Msps (5 MHz) on noted signal path. Load = transformer and 100 ohm differential load, see Figure 10 .		2	4	mA	B		
Dynamic Current Consumption (PW Mode) Power supply LV0	Input pattern = 10 cycle square wave, 5% duty cycle at 10 Msps (5 MHz) on noted signal path. Load = transformer and 100 ohm differential load, see Figure 10 .	-3.5	-2		mA	B		
Dynamic Current Consumption (PW Mode) Power supply HV1	Input pattern = 10 cycle square wave, 5% duty cycle at 10 Msps (5 MHz) on noted signal path. Load = transformer and 100 ohm differential load, see Figure 10 .		41	60	mA	B		
Dynamic Current Consumption (PW Mode) Power supply LV1	Input pattern = 10 cycle square wave, 5% duty cycle at 10 Msps (5 MHz) on noted signal path. Load = transformer and 100 ohm differential load, see Figure 10 .	-55	-41		mA	B		
Dynamic Current Consumption (PW Mode) Power supply HV2	Input pattern = 10 cycle square wave, 5% duty cycle at 10 Msps (5 MHz) on noted signal path. Load = transformer and 100 ohm differential load, see Figure 10 .		22	60	mA	B		
Dynamic Current Consumption (PW Mode) Power supply LV2	Input pattern = 10 cycle square wave, 5% duty cycle at 10 Msps (5 MHz) on noted signal path. Load = transformer and 100 ohm differential load, see Figure 10 .	-35	-22		mA	B		
Total Power Dissipation for device only (PW Mode)	Input pattern = 10 cycle square wave, 5% duty cycle at 10 Msps on noted signal path. Load = transformer and 100 ohm differential load, see Figure 10 .	HV0/LV0		0.15	0.25	W	B	
		HV1/LV1		1.1	1.7			
		HV2/LV2		0.6	0.8			
Dynamic Current Consumption (CW Mode) Power supply VCWA + VCWB	Input pattern = 10 cycle square wave, 100% duty cycle at 10 Msps on CW signal path. Load = transformer and 100 ohm differential load, see Figure 10 . EN = 0 or 1, PCLKIN = 0 or 1		62	100	mA	B		
Total Power Dissipation for device only (CW Mode)	Input pattern = 10 cycle square wave, 100% duty cycle at 10 Msps (5 MHz) on noted signal path. Load = transformer and 100 ohm differential load, see Figure 10 . EN = 0 or 1, PCLKIN = 0 or 1		310	400	mW	B		
Supply (HVx, LVx) Slew Rate Limit				10	V/ms	B		
POWER-DOWN CHARACTERISTIC								
Power-Down Dissipation	Power Down Mode (Hi-Z Output) PDM = 0, INPxx = 1, INNxx = 0 PCLKIN = 0 or 1		3	15	mW	A		

(1) Test levels: (A) 100% tested at 25°C . Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

ELECTRICAL CHARACTERISTICS (any level to any level transitions – 17 level output, 289 unique transitions⁽¹⁾)

All Specifications at: $T_A = 0^\circ\text{C}$ to 85°C , $V_{AA} = 2.5\text{V}$, $V_{DD} = 5\text{V}$, $V_{EE} = -5\text{V}$, $HV0 = 1.9\text{V}$, $LV0 = -1.9\text{V}$, $HV2 = 32\text{V}$, $LV2 = -11.9\text{V}$, $HV1 = +61.1\text{V}$, $LV1 = -20.9\text{V}$, $V_{CW} = 11\text{V}$, $R_L = 100\ \Omega$ to GND for OUTA, $R_L = 100\ \Omega$ to GND for OUTB, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	TEST LEVEL ⁽²⁾
POWER UP/DOWN TIMING						
Power down time			100		ns	C
Power up time			100		ns	C
HVX/LVX SIGNAL PATH – AC PERFORMANCE						
Mean normalized output rise time	10% to 90% of 0 to 1, 20MHz		5		ns	C
Mean delay (relative to clock edge of 1 st sample)	0-20 MHz		23		ns	C
Delay standard deviation	0-20 MHz		1.2		ns	C
Phase standard deviation	5 MHz		0.01		cycles	C
	20 MHz		0.03		cycles	C
Gain standard deviation	5 MHz		4		%	C
	20 MHz		8		%	C

- (1) These parameters are measured on the differential output starting from 1 of 17 possible states to every other possible state. Therefore, $17 \times 17 = 289$ unique transitions.
- (2) Test levels: (A) 100% tested at 25°C . Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

TYPICAL CHARACTERISTICS

All Specifications at: $T_A = 25^\circ\text{C}$, $V_{AA} = +2.5\text{V}$, $V_{DD} = +5\text{V}$, $V_{EE} = -5\text{V}$, $HV0 = 1.9\text{V}$, $LV0 = -1.9\text{V}$, $HV2 = 32\text{V}$, $LV2 = -11.9\text{V}$, $HV1 = +61.1\text{V}$, $LV1 = -20.9\text{V}$, $VCW = 11\text{V}$, $R_L = 100\Omega$ to GND for OUTA, $R_L = 100\Omega$ to GND for OUTB, unless otherwise noted.




Figure 1. 17-level Outputs with 10ns Pulse Width (100MSPS)




Figure 2. 17-level Outputs with 20ns Pulse Width (50MSPS)




Figure 3. 5MHz 3-level 10 Cycles Outputs

TYPICAL CHARACTERISTICS (continued)

All Specifications at: $T_A = 25^\circ\text{C}$, $V_{AA} = +2.5\text{V}$, $V_{DD} = +5\text{V}$, $V_{EE} = -5\text{V}$, $HV0 = 1.9\text{V}$, $LV0 = -1.9\text{V}$, $HV2 = 32\text{V}$, $LV2 = -11.9\text{V}$, $HV1 = +61.1\text{V}$, $LV1 = -20.9\text{V}$, $V_{CW} = 11\text{V}$, $R_L = 100\Omega$ to GND for OUTA, $R_L = 100\Omega$ to GND for OUTB, unless otherwise noted.




Figure 4. 3-level Outputs with 100ns Pulse Width (10MSPS)




Figure 5. 5MHz 5-level Outputs




Figure 6. 2MHz CW Outputs

APPLICATION INFORMATION

Table 1. Truth Table

Description	\overline{EN}	\overline{PDM}	PCLKIN	CWINA	CWINB	INPxx ⁽¹⁾	INNxx ⁽¹⁾
Power Down (Hi-Z Output)	1	0	x ⁽²⁾	0	0	1	0
CW Mode	x	0	x	0/1	1/0	1	0
Non-Latch Mode	1	1	x	0	0	0/1	0/1
Latch Mode	0	1	0/1	0	0	0/1	0/1

- (1) The logic device driving the inputs of the TX517 should include means to prevent a 'shoot-thru' fault condition. Any input combination that would result in an INP-input to be Low (0) and an INN-input to be High (1) at the same time on the same output (OUTA or OUTB) could result in permanent damage to the TX517. See also disallowed logic state table. [Table 3](#) is provided for an example of how to properly drive the TX517 data inputs INPxx and INNxx.
- (2) X = don't care state. However, in order to prevent excessive power consumption it is recommended that all unused inputs be tied off to a logic high or logic low. The logic inputs to the device have no internal tie-off's.

Table 2. Disallowed Logic States

Description	\overline{EN}	\overline{PDM}	PCLKIN	CWINA	CWINB	INPxA	INNxA	INPxB	INNxB
Disallowed mode 1 ⁽¹⁾	x	x	x	x	x	0	1	x	x
Disallowed mode 2 ⁽¹⁾	x	x	x	x	x	x	x	0	1
Disallowed mode 3 ⁽²⁾	x	0	x	x	x	x	1	x	x
Disallowed mode 4 ⁽²⁾	x	0	x	x	x	x	x	x	1
Disallowed mode 5 ⁽²⁾	x	0	x	x	x	0	x	x	x
Disallowed mode 6 ⁽²⁾	x	0	x	x	x	x	x	0	x
Disallowed mode 7 ⁽³⁾	0	x	0	x	x	x	x	x	x

- (1) This logic state causes a 'shoot-thru' fault condition that could result in permanent damage to the TX517.
- (2) This logic state causes a high power consumption condition in the internal logic circuitry of the TX517 and could result in a long term reliability failure of the TX517.
- (3) This disallowed logic state is only valid for DC conditions. i.e. it is not allowed to keep PCLKIN at a low logic state when EN is at a low logic state. This causes a high power consumption condition in the internal logic circuitry of the TX517. However, it is acceptable to drive EN low and drive PCLKIN with a clock waveform under the recommended operating conditions for PCLKIN.


Table 3. Example Input Data Set of a 17-Level Output⁽¹⁾

Output Level	INP0A	INP2A	INP1A	INP1B	INP2B	INP0B	INN0A	INN2A	INN1A	INN1B	INN2B	INN0B
8	0	0	1	0	0	0	0	0	0	1	0	0
7	0	0	1	0	0	0	0	0	0	0	1	0
6	0	0	1	0	0	1	0	0	0	0	0	1
5	0	1	0	0	0	0	0	0	0	1	0	0
4	0	1	0	0	0	0	0	0	0	0	1	0
3	0	1	0	0	0	1	0	0	0	0	0	1
2	1	0	0	0	0	0	1	0	0	1	0	0
1	1	0	0	0	0	0	1	0	0	0	1	0
0	1	0	0	0	0	1	1	0	0	0	0	1
-1	0	0	0	0	0	1	0	1	0	0	0	1
-2	0	0	0	0	0	1	0	0	1	0	0	1
-3	1	0	0	0	1	0	1	0	0	0	0	0
-4	0	0	0	0	1	0	0	1	0	0	0	0
-5	0	0	0	0	1	0	0	0	1	0	0	0
-6	1	0	0	1	0	0	1	0	0	0	0	0
-7	0	0	0	1	0	0	0	1	0	0	0	0
-8	0	0	0	1	0	0	0	0	1	0	0	0
off state	0	0	0	0	0	0	0	0	0	0	0	0

- (1) The levels listed in this table are active high; the P signals need to be inverted before driving the chip. This note is only applicable to THIS particular table ("the example input data set of a 17-level output).

Table 4. Power Supplies Sequence


	1	2	3	4
Power-up	Driver Supplies(V _{EE} , V _{AA} , V _{DD})	LV1	HV1	LV2, LV0, HV0, HV2, VCW
Power-down	VCW, HV2, HV0, LV0, LV2	HV1	LV1	Driver Supplies (V _{DD} , V _{AA} , V _{EE})



- A. Diodes D1, D2 placeholders only; choose appropriate model (e.g. MMBD3004S)
- B. Load resistor R1, and capacitor C11 usage and values may vary depending on final configuration
- C. Bypass capacitors and values on all supplies are placeholders only. Capacitors between various supply rails may also be necessary.
- D. Inductors (ferrite beads) L1, L2 are optional components
- E. Voltages levels on the voltage supplies correspond to the ones used at simulation

Figure 7. Typical Device Configuration

BLOCK DIAGRAM



TIMING RELATED INFORMATION




Figure 8. Output Timing Information





Figure 9. Timing Waveform for Latch Mode



Note A: This signal is supplied by a function generator with the following characteristics: 0 to 2.5V square wave, $t_r/t_f < 3ns$, frequency as noted in the electrical characteristics.

Figure 10. Loading for Power Consumption Tests

REVISION HISTORY

Changes from Original (September 2011) to Revision A	Page
• Fixed duty cycle typo, changed duty cycle from 5% to 100% for "Dynamic Current Consumption (CW Mode) Power supply VCWA + VCWB" in the ELECTRICAL CHARACTERISTICS table.	9
• Fixed duty cycle typo, changed duty cycle from 5% to 100% for "Total Power Dissipation for device only (CW Mode)" in the ELECTRICAL CHARACTERISTICS table.	9

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
TX5171ZCQ	ACTIVE	NFBGA	ZCQ	144	160	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Mobile Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated