



# 9-LINE 3 TO 5 VOLT SCSI ACTIVE TERMINATOR, REVERSE DISCONNECT

### FEATURES

- Complies with SCSI, SCSI–2 and SPI–2 Standards
- 2.7-V to 5.25-V Operation
- 1.8-pF Channel Capacitance during Disconnect
- 0.5-μA Supply Current in Disconnect Mode
- 110-Ω/2.5-kΩ Programmable Termination
- Completely Meets SCSI Hot Plugging
- –400-mA Sourcing Current for Termination
- +400-mA Sinking Current for Active Negation Drivers
- Trimmed Termination Current to 4%
- Trimmed Impedance to 7%
- Current Limit and Thermal Shutdown Protection


### **BLOCK DIAGRAM**

### DESCRIPTION

The UCC5606 provides 9 lines of active termination for a small computer systems interface (SCSI) parallel bus. The SCSI standard recommends active termination at both ends of the cable segment.

The UCC5606 is ideal for high performance 3.3-V SCSI systems. The key features contributing to such low operating voltage are the 0.1-V drop out regulator and the 2.7-V reference. During disconnect the supply current is typically only 0.5  $\mu$ A, which makes the device attractive for battery powered systems.

The UCC5606 is designed with an ultra-low channel capacitance of 1.8 pF, which eliminates effects on signal integrity from disconnected terminators at interim points on the bus.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



#### SLUS347A – MAY 1995 – REVISED APRIL 2003

### **DESCRIPTION (CONTINUED)**

The UCC5606 can be programmed for either a 110- $\Omega$  or 2.5-k $\Omega$  termination. The 110- $\Omega$  termination is used for standard SCSI bus lengths and the 2.5-k $\Omega$  termination is typically used in short bus applications. When driving the TTL compatible DISCNCT pin directly, the 110- $\Omega$  termination is connected when the DISCNCT pin is driven high, and disconnected when low. When the DISCNCT pin is driven through an impedance between 80 k $\Omega$  and 150 k $\Omega$ , the 2.5-k $\Omega$  termination is connected when the DISCNCT pin is driven high, and disconnected when driven low.

The power amplifier output stage allows the UCC5606 to source full termination current and sink active negation current when all termination lines are actively negated.

The UCC5606 is pin-for-pin compatible with Unitrode's other 9-line single-ended SCSI terminators, except that  $\overline{\text{DISCNCT}}$  is now active low, allowing lower capacitance and lower voltage upgrades to existing systems. The UCC5606 is completely hot pluggable and appears as high impedance at the terminating channels with  $V_{\text{TRMPWR}} = 0 \text{ V}$  or open.

Internal circuit trimming is utilized, first to trim the  $110-\Omega$  termination impedance to a 7% tolerance, and then most importantly, to trim the output current to a 4% tolerance, as close to the maximum SCSI specification as possible, which maximizes noise margin in fast SCSI operation.

Other features include thermal shutdown and current limit.

This device is offered in low thermal resistance versions of the industry standard 16-pin narrow body SOIC, 16-pin N and 24-pin TSSOP.

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted +

	UCC5606	UNIT
TRMPWR voltage	7	N
Signal line voltage	0 to 7	V
Regulator output current	0.6	А
Storage temperature, T <sub>stg</sub>	-65 to 150	
Operating junction temperature, TJ	-55 to 150	°C
Lead temperature (soldering, 10 sec.)	300	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages are with respect to GND. Currents are positive into and negative out of, the specified terminal.

<sup>‡</sup>Currents are positive into, negative out of the specified terminal. Consult Packaging Section of Databook for thermal limitations and considerations of packages. All voltages are referenced to GND.

### **RECOMMENDED OPERATING CONDITIONS**


	MIN	NOM MAX	UNIT
TRMPWR voltage	2.7	5.25	V
Signal line voltage	0	5	V
Disconnect input voltage	0	TRMPWR	°C

### **ORDERING INFORMATION**

-	DISCONNECT	PACKAGED DEVICE†				
'A	STATUS	DIL-16 (N)	SOIC-16 (DP)	TSSOP-24 (PWP)		
0°C to 70°C		UCC5606N	UCC5606DP	UCC5606PWP		

<sup>†</sup> The LQFP packages are available taped and reeled. Add TR suffix to device type (e.g. UCC5606PWPTR) to order quantities of 2,500 devices per reel.





NOTE: GND\* serves as a heat sink ground which must be tied to a large copper area or the grounding plate.

### ELECTRICAL CHARACTERISTICS

 $T_A = 0^{\circ}C$  to 70°C, TRMPWR = 3.3 V,  $\overline{DISCNCT} = 3.3$  V,  $R_{DISCNCT} = 0 \Omega$ ,  $T_A = T_J$ , (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current Section					
	All termination lines = open		1	2	
Termpwr supply current	All termination lines = 0.2 V		210	218	mA
Power down mode	DISCNCT = 0 V		0.5	5.0	μA
Output Section (110 ohms - Terminato	r Lines)				
Terminator impedance		102.3	110.0	117.7	Ohms
Output high voltage	TRMPWR = $3 \vee (1)$	2.5	2.7	3.0	V
	$V_{\text{LINE}} = 0.2 \text{ V}, \qquad T_{\text{J}} = 25^{\circ}\text{C}$	-22.1	-23.0	-24.0	
	$V_{LINE} = 0.2 V$	-21	-23	-24	
Max output current	$V_{LINE} = 0.2 V,$ TRMPWR = 3 V, T <sub>J</sub> = 25°C (1)	-20.2	-23.0	-24.0	mA
	$V_{\text{LINE}} = 0.2 \text{ V}, \text{TRMPWR} = 3 \text{ V}^{(1)}$	-19	-23	-24	
	$V_{LINE} = 0.5 V$			-22.4	
Output leakage	$\overline{\text{DISCNCT}} = 0 \text{ V}, \text{TRMPWR} = 0 \text{ V to } 5.25 \text{ V}$		10	400	nA
Output capacitance	DISCNCT = 0 V, DP package (2)		1.8	2.5	pF
Output Section (2.5 k $\Omega$ – Terminator Li	nes) (RDISCNCT = 80 k $\Omega$ )				
Terminator impedance		2.0	2.5	3.0	kΩ
Output high voltage	TRMPWR = $3 \vee (1)$	2.5	2.7	3.0	V
	V <sub>LINE</sub> = 0.2 V	-0.7	-1.0	-1.4	
Max output current	V <sub>LINE</sub> = 0.2 V, TRMPWR = 3 V (1)	-0.6	-1.0	-1.5	mA
Output leakage	DISCNCT = 0 V, TRMPWR = 0 to 5.25 V		10	400	nA
Output capacitance	DISCNCT = 0 V, DP package (2)		1.8	2.5	pF



SLUS347A - MAY 1995 - REVISED APRIL 2003

**ELECTRICAL CHARACTERISTICS**  $T_A = 0^{\circ}C$  to 70°C, TRMPWR = 3.3 V, DISCNCT = 3.3 V, R<sub>DISCNCT</sub> = 0  $\Omega$ ,  $T_A = T_J$ , (unless otherwise noted)

TEST CONDITIONS	MIN	ТҮР	MAX	UNITS
5.25 V > TRMPWR > 3 V	2.5	2.7	3.0	V
All termination lines = 0.2 V		0.1	0.2	
V <sub>REG</sub> = 0 V	-200	-400	-800	mA
V <sub>REG</sub> = 3 V	200	400	800	
(2)		170		°C
(2)		10		
	·			
RDISCNCT = 0 k $\Omega$ to 80 k $\Omega$	0.8	1.5	2.0	V
DISCNCT = 3.3 V		30	50	μΑ
	$5.25 \text{ V} > \text{TRMPWR} > 3 \text{ V}$ All termination lines = 0.2 V $V_{\text{REG}} = 0 \text{ V}$ $V_{\text{REG}} = 3 \text{ V}$ (2) (2) $R_{\text{DISCNCT}} = 0 \text{ k}\Omega \text{ to } 80 \text{ k}\Omega$	5.25 V > TRMPWR > 3 V       2.5         All termination lines = 0.2 V       V         VREG = 0 V       -200         VREG = 3 V       200         (2)       (2)         RDISCNCT = 0 kΩ to 80 kΩ       0.8	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	5.25 V > TRMPWR > 3 V       2.5       2.7       3.0         All termination lines = 0.2 V       0.1       0.2         V <sub>REG</sub> = 0 V       -200       -400       -800         V <sub>REG</sub> = 3 V       200       400       800         (2)       170       10         RDISCNCT = 0 kΩ to 80 kΩ

NOTES: 1. Measuring each termination line while other eight are low (0.2 V).

2. Ensured by design. Not production tested.


### **TERMINAL FUNCTIONS**

TERM	TERMINAL		TERMINAL		TERMINAL		TERMINAL		DECODIDION
NAME	NO.	I/O	DESCRIPTION						
DISCNCT	7	I	Taking this pin low causes the 9 channels to become high impedance and the chip to go into low power mode. In short laptop buses an 80-k $\Omega$ to 150-k $\Omega$ resister to TERPWR terminates the bus at 2.5 k $\Omega$ . Less than 110 $\Omega$ to TERPWR enables the terminator.						
GND	9		Ground reference for the device						
LINE1 TO LINE9	4	I	110- $\Omega$ termination channels						
REG	9	I	Output of the internal 2.7-V regulator						
TRMPWR	4		Power for the device						
GND*			Heat sink ground, must be tied to a large copper area or the grounding plate.						



# UCC5606

#### SLUS347A - MAY 1995 - REVISED APRIL 2003








Figure 2. Typical Wide SCSI Bus Configurations Utilizing three UCC5606 Devices



### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
UCC5606DP	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC5606DPG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC5606DPTR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC5606DPTRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC5606J	OBSOLETE		UTR	16		TBD	Call TI	Call TI
UCC5606PWP	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC5606PWPG4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC5606PWPTR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC5606PWPTRG4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD**: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

Texas Instruments





TAPE AND REEL INFORMATION

#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC5606DPTR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
UCC5606PWPTR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC5606DPTR	SOIC	D	16	2500	367.0	367.0	38.0
UCC5606PWPTR	TSSOP	PW	24	2000	367.0	367.0	38.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.


Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



## LAND PATTERN DATA



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.

E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated