

UCN4801A

BIMOS LATCH/DRIVERS

ADVANCE DATA

- HIGH-VOLTAGE, HIGH-CURRENT OUTPUTS
- OUTPUT TRANSIENT PROTECTION
- CMOS, PMOS, NMOS, TTL COMPATIBLE IN-PUTS
- INTERNAL PULL-DOWN RESISTORS
- LOW-POWER CMOS LATCHES

DESCRIPTION

The UCN4801A is a high-voltage, high-current latch/driver comprised of eight CMOS data latches, a bipolar Darlington transistor driver for each latch, and CMOS control circuitry for the common CLEAR, STROBE, and OUTPUT ENABLE functions. The bipolar/MOS combination provides an extremely lowpower latch with maximum interface flexibility.

The CMOS inputs are compatible with standard CMOS, PMOS and NMOS circuits. TTL or DTL circuits may require the use of appropriate pull-up resistors. The bipolar outputs are suitable for use with relays, solenoids, stepping motors, LED or incandescent displays, and other high-power load.

The unit feature open-collector outputs and integral diodes for inductive load transient suppression. The output transistors are capable of sinking 500 mA and will sustain at least 50 V in the OFF state. Because of limitations on package power dissipation,

the simultaneous operation of all drivers at maximum rated current can only be accomplished by a reduction in duty cycle. Outputs may be paralleled for higher load current capability.



PIN CONNECTIONS (Top view)



September 1988

This is advanced information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vo	Output Voltage	50	V
Vcc	Supply Voltage	18	V
VI	Input Voltage Range	- 0.3 to V _{CC} + 0.3	V
Ι _C	Continuous Collector Current	500	mA
Ptot	Power Dissipation*	2.0	w
T _{op}	Operating Ambient Temperature Range	- 20 to + 85	°C
T _{stg}	Storage Temperature	- 55 to + 125	°C

Derate at the rate of 20 m/°C above Tamb = + 25 °C

SCHEMATIC DIAGRAM





Symbol	Parameter	Min.	Тур.	Max.	Unit
lo	Output Leakage Current (Vo = 50 V)				μA
	$T_{amb} = +25 \ ^{\circ}C$	-	-	50	
	$T_{amb} = +70 \text{ °C}$	-	-	100	
V _{O(Sat)}	Collector-emitter Saturation Voltage] '	V
	$I_{\rm O} = 100 \rm mA$	-	0.9	1.1	
	$I_0 = 200 \text{ mA}$	-	1.1	1.3	
	$I_0 = 350 \text{ mA}, V_{CC} = 7 \text{ V}$	-	1.3	1.6	
V _{I(O)}	Input Voltage	-	-	1	v
V _{I(1)}	$V_{CC} = 15 V$	13.5	-		1
	$V_{CC} = 10 V$	8.5	-		
	V _{CC} = 5 V - (note 1)	3.5	-	-	
RIN	Input Resistance				KΩ
	$V_{CC} = 15 V$	50	200	-	
	$V_{CC} = 10 V$	50	300	-	
	$V_{CC} = 5 V$	50	600	-	l
I _{CC(on)}	Supply Current - Outputs Open				mA
(each stage)	$V_{CC} = 15 V$	-	1	2	
	$V_{CC} = 10 V$	-	0.9	1.7	
	$V_{CC} = 5 V$	-	0.7	1	
ICC(off)	All Drivers off, All Inputs = 0 V	_	50	100	μA
l _R	Clamp Diode Leakage Current (V _R = 50 V)				μΑ
	$T_{amb} = +25 \ ^{\circ}C$	-	-	50	
	$T_{amb} = +70 \text{ °C}$	-	-	100	
VF	Clamp Diode Forward Voltage I_F = 350 mA	-	1.7	2	v

ELECTRICAL CHARACTERISTICS T_{amb} = + 25 °C, V_{CC} = 5 V (unless otherwise specified)

Note: 1. Operation of these devices with standard TTL or DTL may require the use of appropriate pull-up resistors to insure the minimum logic "I".

TRUTH TABLE

		*	Output	OUTN	
INN	Strobe	Clear	Enable	t-1	t
0	1	0	0	X	OFF
1	1	0	0	X	ON
X	X	1	X	X	OFF
Х	X	Х	1	X	OFF
X	0	0	0	ON	ON

X = irrelevant

t-1 = previous output state

t = present output state

Information present at an input is transferred to its latch when the STROBE is high. A high CLEAR input will set all latches to the output OFF condition regardless of the data or STROBE input levels. A high OUTPUT ENABLE will set all outputs to the OFF condition regardless of any other input conditions. When the OUTPUT ENABLE is low, the outputs depend on the state of their respective latches.



TIMING CONDITIONS



E. Typical time between strobe activation and output of to on transition 500 ns E. Typical time between strobe activation and output off to on transition 500 ns F. Minimum clear pulse width 300 ns G. Minimum data pulse width 500 ns



