INTEGRATED CIRCUITS



Product specification Supersedes data of 2001 Jan 17 2002 Nov 25



HILIP

UDA1361TS

FEATURES

General

- Low power consumption
- 256, 384, 512 and 768fs system clock
- 2.4 to 3.6 V power supply
- Supports sampling frequency of 5 to 110 kHz
- Small package size (SSOP16)
- · Integrated high-pass filter to cancel DC offset
- Power-down mode
- Supports 2 V (RMS) input signals
- · Easy application
- Master or slave operation.

Multiple format output interface

- I²S-bus and MSB-justified format compatible
- Up to 24 significant bits serial output.

Advanced audio configuration

- Stereo single-ended input configuration
- High linearity, dynamic range and low distortion.

ORDERING INFORMATION



BITSTREAM CONVERSION

GENERAL DESCRIPTION

The UDA1361TS is a single chip stereo Analog-to-Digital Converter (ADC) employing bitstream conversion techniques. The low power consumption and low voltage requirements make the device eminently suitable for use in low-voltage low-power portable digital audio equipment which incorporates recording functions.

The UDA1361TS supports the I²S-bus data format and the MSB-justified data format with word lengths of up to 24 bits.

	TYPE		PACKAGE		
NUMBER NAME		NAME	DESCRIPTION	VERSION	
	UDA1361TS	SSOP16	plastic shrink small outline package; 16 leads; body width 4.4 mm	SOT369-1	

UDA1361TS

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies						
V _{DDA}	analog supply voltage		2.4	3.0	3.6	V
V _{DDD}	digital supply voltage		2.4	3.0	3.6	V
I _{DDA}	analog supply current	f _s = 48 kHz				
		operating mode	_	10.5	-	mA
		Power-down mode	_	0.5	-	mA
I _{DDD}	digital supply current	f _s = 48 kHz				
		operating mode	_	3.5	-	mA
		Power-down mode	_	0.45	-	mA
T _{amb}	ambient temperature		-40	-	+85	°C
Analog						
V _{i(rms)}	input voltage (RMS value)	at 0 dB(FS) equivalent	-	1.1	-	V
		at –1 dB(FS) signal output	_	1.0	-	V
(THD + N)/S	total harmonic	f _s = 48 kHz				
	distortion-plus-noise to signal ratio	at –1 dB	_	-88	-83	dB
		at –60 dB; A-weighted	_	-40	-34	dB
		f _s = 96 kHz				
		at –1 dB	_	-85	-80	dB
		at –60 dB; A-weighted	_	-40	-37	dB
S/N	signal-to-noise ratio	V _i = 0 V; A-weighted				
		f _s = 48 kHz	-	100	_	dB
		f _s = 96 kHz	_	100	_	dB
α_{cs}	channel separation		-	100	_	dB

UDA1361TS

BLOCK DIAGRAM



PINNING

SYMBOL	PIN	DESCRIPTION
V _{INL}	1	left channel input
V _{ref}	2	reference voltage
V _{INR}	3	right channel input
V _{RN}	4	negative reference voltage
V _{RP}	5	positive reference voltage
SFOR	6	data format selection input
PWON	7	power control input
SYSCLK	8	system clock 256, 384, 512 or $768f_s$
V _{DDD} 9 digital supply voltage		digital supply voltage
V _{SSD}	10	digital ground
BCK	11	bit clock input/output
WS	12	word select input/output
DATAO	13	data output
MSSEL	14	master/slave select
V _{SSA}	15	analog ground
V _{DDA}	16	analog supply voltage



UDA1361TS

FUNCTIONAL DESCRIPTION

System clock

The UDA1361TS accommodates master and slave modes. The system devices must provide the system clock regardless of master or slave mode. In the master mode a system clock frequency of $256f_s$ is required. In the slave mode a system frequency of 256, 384, 512 or $768f_s$ is automatically detected (for a system clock of $768f_s$ the sampling frequency must be limited to 55 kHz). The system clock must be locked in frequency to the digital interface input signals.

Input level

The overall system gain is proportional to V_{DDA}, or more accurately the potential difference between the reference voltages V_{VRP} and V_{VRN}. The –1 dB input level at which THD + N/S is specified corresponds to –1 dB(FS) digital output (relative to the full-scale swing). With an input gain switch, the input level can be calculated as follows:

at 0 dB gain:
$$V_i(-1 \text{ dB}) = \frac{V_{VRP} - V_{VRN}}{3} = V \text{ (RMS)}$$

at 6 dB gain: $V_i(-1 \text{ dB}) = \frac{V_{VRP} - V_{VRN}}{2 \times 3} = V \text{ (RMS)}$

In applications where a 2 V (RMS) input signal is used, a 12 k Ω resistor must be connected in series with the input of the ADC. This forms a voltage divider together with the internal ADC resistor and ensures that only 1 V (RMS) maximum is input to the IC.

Using this application for a 2 V (RMS) input signal, the gain switch must be set to 0 dB. When a 1 V (RMS) input signal is input to the ADC in the same application the gain switch must be set to 6 dB.

An overview of the maximum input voltage allowed against the presence of an external resistor and the setting of the gain switch is given in Table 1. The power supply voltage is assumed to be 3 V.

Table 1	Application	modes	using	input	gain stage	е

RESISTOR (12 kΩ)	INPUT GAIN SWITCH	MAXIMUM INPUT VOLTAGE (RMS)
Present	0 dB	2 V
Present	0 dB	1 V
Absent	0 dB	1 V
Absent	6 dB	0.5 V

Multiple format output interface

The serial interface provides the following data output formats in both master and slave modes (see Figs 3, 4 and 5):

- I²S-bus with data word length of up to 24 bits
- MSB-justified serial format with data word length of up to 24 bits.

The master mode drives pins WS (word select; $1f_{s})$ and BCK (bit clock; $64f_{s}).$ WS and BCK are received in slave mode.

Table 2	Master/slave select

MSSEL	MASTER/SLAVE SELECT		
L	slave mode		
Н	master mode		
М	(reserved for digital test)		

Table 3 Select data format

SFOR	DATA FORMAT		
L	I ² S-bus data format		
Н	MSB-justified data format		
М	(reserved for analog test)		

Decimation filter

The decimation from $64f_s$ is performed in two stages. The first stage realizes a 4th-order sinx/x characteristic. This filter decreases the sample rate by 8.

The second stage, a FIR filter, consists of 3 half-band filters, each decimating by a factor of 2.

ITEM	CONDITION	VALUE (dB)	
Pass-band ripple	0 to 0.45f _s	±0.01	
Pass-band droop	0.45f _s	-0.2	
Stop band	>0.55 f _s	-70	
Dynamic range	0 to 0.45 f _s	>135	

Table 4 Decimation filter characteristic

DC cancellation filter

A IIR high-pass filter is provided to remove unwanted DC components. The filter characteristics are given in Table 5.

ITEM	CONDITION	VALUE (dB)
Pass-band ripple	_	none
Pass-band gain	_	0
Droop	at 0.00045f _s	-0.031
Attenuation at DC	at 0.0000036f _s	>40
Dynamic range	0 to 0.45f _s	>135

Mute

On recovery from Power-down, the serial data output DATAO is held LOW until valid data is available from the decimation filter. This time tracks with the sampling frequency:

$$t \; = \; \frac{12288}{f_s}$$
 , $t = 256 \; \text{ms}$ when $f_s = 48 \; \text{kHz}.$

Power-down mode/input voltage control

The PWON pin can control the power saving together with the optional gain switch for 2 or 1 V (RMS) input.

The UDA1361TS supports 2 V (RMS) input using a series resistor of 12 k Ω . For the definition of the pin settings for 1 or 2 V (RMS) mode, it is assumed that this resistor is present as a default component.

Table 6 Power-down/input voltage control

PWON	POWER-DOWN OR GAIN	
L	Power-down mode	
М	0 dB gain	
Н	6 dB gain	

Serial interface formats



Product specification

UDA1361TS

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DD}	supply voltage	note 1	_	4.0	V
T _{xtal(max)}	maximum crystal temperature		-	150	°C
T _{stg}	storage temperature		-65	+125	°C
T _{amb}	ambient temperature		-40	+85	°C
V _{es}	electrostatic handling voltage	HBM; note 2	-3000	+3000	V
		MM; note 2	-300	+300	V

Notes

- 1. All supply connections must be made to the same power supply.
- 2. ESD behaviour is tested in accordance with JEDEC II standard:

a) Human Body Model (HBM); equivalent to discharging a 100 pF capacitor through a 1.5 kΩ series resistor.

b) Machine Model (MM); equivalent to discharging a 200 pF capacitor through a 0.75 μ H series inductor.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th(j-a)}	thermal resistance from junction to ambient	in free air	130	K/W

DC CHARACTERISTICS

V_{DDD} = V_{DDA} = 3 V; T_{amb} = 25 °C; all voltages referenced to ground (pins 10 and 15); unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies		·			•	
V _{DDA}	analog supply voltage	note 1	2.4	3.0	3.6	V
V _{DDD}	digital supply voltage	note 1	2.4	3.0	3.6	V
I _{DDA}	analog supply current	f _s = 48 kHz				
		operating mode	-	10.5	-	mA
		Power-down mode	-	0.5	-	mA
		f _s = 96 kHz				
		operating mode	-	10.5	-	mA
		Power-down mode	-	0.5	-	mA
I _{DDD}	digital supply current	f _s = 48 kHz				
		operating mode	-	3.5	-	mA
		Power-down mode	-	0.45	-	mA
		f _s = 96 kHz				
		operating mode	-	7.0	_	mA
		Power-down mode	-	0.65	_	mA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Digital input p	oin (SYSCLK)			-	1	•
V _{IH}	HIGH-level input voltage		2.0	-	5.5	V
V _{IL}	LOW-level input voltage		-0.5	-	+0.8	V
I _{LI}	input leakage current		_	-	1	μA
C _i	input capacitance		-	-	10	pF
Digital 3-level	input pins (PWON, SFOR, I	MSSEL)				•
V _{IH}	HIGH-level input voltage		0.9V _{DD}	-	V _{DD} + 0.5	V
V _{IM}	MIDDLE-level input voltage		0.4V _{DD}	-	0.6V _{DD}	V
V _{IL}	LOW-level input voltage		-0.5	_	+0.4	V
Digital input/c	output pins (BCK, WS)	•			·	·
V _{IH}	HIGH-level input voltage		2.0	-	5.5	V
V _{IL}	LOW-level input voltage		-0.5	-	+0.8	V
I _{LI}	input leakage current		-	-	1	μA
C _i	input capacitance		-	-	10	pF
V _{OH}	HIGH-level output voltage	I _{OH} = -2 mA	0.85V _{DDD}	-	-	V
V _{OL}	LOW-level output voltage	I _{OL} = 2 mA	-	-	0.4	V
Digital output	pin (DATAO)					
V _{OH}	HIGH-level output voltage	I _{OH} = -2 mA	0.85V _{DDD}	-	-	V
V _{OL}	LOW-level output voltage	I _{OL} = 2 mA	-	-	0.4	V
Analog						
V _{ref}	reference voltage	with respect to V_{SSA}	0.45V _{DDA}	0.5V _{DDA}	0.55V _{DDA}	V
R _i	input resistance		-	12	_	kΩ
Ci	input capacitance		-	20	-	pF

Note

1. All power supply connections must be connected to the same external power supply unit.

Product specification

UDA1361TS

AC CHARACTERISTICS (ANALOG)

 $V_{DDD} = V_{DDA} = 3 \text{ V}$; $f_i = 1 \text{ kHz}$; $T_{amb} = 25 \text{ °C}$; all voltages referenced to ground (pins 10 and 15); unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
V _{i(rms)}	input voltage (RMS value)	at 0 dB(FS) equivalent	1.1	-	V
		at –1 dB(FS) signal output	1.0	-	V
$ \Delta V_i $	unbalance between channels		<0.1	0.4	dB
(THD + N)/S	total harmonic	f _s = 48 kHz			
	distortion-plus-noise to signal	at –1 dB	-88	-83	dB
	ratio	at –60 dB; A-weighted	-40	-34	dB
		f _s = 96 kHz			
		at –1 dB	-85	-80	dB
		at –60 dB; A-weighted	-40	-37	dB
S/N	signal-to-noise ratio	$V_i = 0 V$; A-weighted			
		f _s = 48 kHz	100	_	dB
		f _s = 96 kHz	100	_	dB
α_{cs}	channel separation		100	-	dB
PSRR	power supply rejection ratio	f _{ripple} = 1 kHz; V _{ripple} = 30 mV (p-p)	30	-	dB

UDA1361TS

AC CHARACTERISTICS (DIGITAL)

 $V_{DDD} = V_{DDA} = 2.4$ to 3.6 V; $T_{amb} = -40$ to +85 °C; all voltages referenced to ground (pins 10 and 15); unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
System clo	bck timing				-	1
T _{sys}	system clock cycle	$f_{sys} = 256 f_s$	35	88	780	ns
		$f_{sys} = 384 f_s$	23	59	520	ns
		$f_{sys} = 512 f_s$	17	44	390	ns
		$f_{sys} = 768 f_s$	17	30	260	ns
t _{CWL}	LOW-level system clock pulse width		0.40T _{sys}	-	0.60T _{sys}	ns
t _{CWH}	HIGH-level system clock pulse width		0.40T _{sys}	_	0.60T _{sys}	ns
Serial data	t iming; see Figs 4 and 5					
T _{cy(CLK)(bit)}	bit clock period	$f_{cy} = \frac{1}{T_{cy}}$; master mode	64f _s	64f _s	64f _s	Hz
		$f_{cy} = \frac{1}{T_{cy}}$; slave mode	-	-	64f _s	Hz
t _{вскн}	bit clock HIGH time		50	-	-	ns
t _{BCKL}	bit clock LOW time		50	-	-	ns
t _r	rise time		-	_	20	ns
t _f	fall time		-	-	20	ns
t _{d(o)(D)(BCK)}	data output delay time (from BCK falling edge)		-	-	40	ns
t _{d(o)(D)(WS)}	data output delay time (from WS edge)	MSB-justified format	-	-	40	ns
t _{h(o)(D)}	data output hold time		0	-	-	ns
t _{r(WS)}	word select rise time		-	-	20	ns
t _{f(WS)}	word select fall time		-	-	20	ns
f _{WS}	word select period		1	1	1	f _s
t _{d(WS)(BCK)}	word select delay from BCK	master mode	-40	-	+40	ns
t _{su(WS)}	word select set-up time	slave mode	20	-	-	ns
t _{h(WS)}	word select hold time	slave mode	10	_	_	ns







The application information illustrated in Fig.6, is an optimum application environment. Simplification is possible at the

96 kHz sampling 24-bit stereo audio ADC

APPLICATION INFORMATION

PACKAGE OUTLINE



UDA1361TS

SOLDERING

Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 220 °C for thick/large packages, and below 235 °C for small/thin packages.

Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 $^\circ\text{C}.$

UDA1361TS

Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE ⁽¹⁾	SOLDERING METHOD		
FACKAGE	WAVE	REFLOW ⁽²⁾	
BGA, LBGA, LFBGA, SQFP, TFBGA, VFBGA	not suitable	suitable	
HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable ⁽³⁾	suitable	
PLCC ⁽⁴⁾ , SO, SOJ	suitable	suitable	
LQFP, QFP, TQFP	not recommended ⁽⁴⁾⁽⁵⁾	suitable	
SSOP, TSSOP, VSO	not recommended ⁽⁶⁾	suitable	

Notes

- 1. For more detailed information on the BGA packages refer to the "(*LF*)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office.
- 2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 3. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- 4. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 5. Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 6. Wave soldering is suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

UDA1361TS

DATA SHEET STATUS

LEVEL	DATA SHEET STATUS ⁽¹⁾	PRODUCT STATUS ⁽²⁾⁽³⁾	DEFINITION
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
11	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products including circuits, standard cells, and/or software described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

UDA1361TS

NOTES

UDA1361TS

NOTES

UDA1361TS

NOTES

Philips Semiconductors – a worldwide company

Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2002

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

753503/02/pp20

Date of release: 2002 Nov 25

Document order number: 9397 750 10479

SCA74

Let's make things better.





Philips Semiconductors