

UM74HCT646

LIMC

Octal Bus Transceiver and Register

Features

- 8 bi-directional data bus
- Transmits real-time data or stored data in either direction
- 3-state outputs with driving capability for direct bus interface

Low power consumption with function, pin-out, speed and drive compatibility with 74LS logic family and interfaces directly with TTL, NMOS and CMOS devices

Available in 24 lead DIP

General Description

The UM74HCT646, fabricated using the UMC silicon gate CMOS process, is a bi-directional bus transceiver with D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers.

Data on the A or B bus will be clocked into the registers on the low-to-high transition of the appropriate clock pin (CAB or CBA). The examples demonstrate the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.

Pin Configuration



Block Diagram





Absolute Maximum Ratings*

Supply Voltage, V _{CC}					
Operating Free-Air Temperature					
Range					
Storage Temperature Range55°C to 125°C					

*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. Electrical Characteristics ($V_{CC} = 5V$, $T_A = 25^{\circ}C$ unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
V _{cc}	Power Supply Voltage	4.5	5.0	5.5	V	
VIH	High-Level Input Voltage	2.0	-	-	V	
VIL	Low-Level Input Voltage	-	0.5	0.8	V	
I _I	Input Current (all except I/O pins)	-	0.01	0.1	μA	$V_1 = 0V \sim 5V$
	High-Level Output Voltage	4.8	-	-	V	_{OH} = 20 µА
V _{OH}	Thigh Level Output voltage	3.0	-	-	V	I I _{OH} I = Max
V	Low-Level Output Voltage	-	-	0.1	V	I _{OL} = 20 μA
V _{OL}		-	-	0.5	V	I _{OL} = 24 mA
I _{oz}	3-state Leakage Current When Output is Disabled	-	-	0.5	μA	V _O = 0 ∼ 5V
I _{CC}	Quiescent Supply Current	-	-	8	μA	V _{IN} = 0U or V _{CC} with No Load

AC Characteristics (Input t_{r} , $t_{f} \le 2 \text{ ns}$)

Symbol	Parameter	C	dition [†]	T _A = 25°	Maia			
зуший	rarameter	Con	artion	Min.	Тур.	Max.	Unit	
f _{max}	Maximum Clock Frequency	С _L = 50 pF		30	45	-	MHz	
t _{PLH}	Maximum Propagation Delay,	C _L = 50 pF		-	12	25		
t _{PHL}	A or B Input to B or A Output	С _L = 50 рF		-	12	25	ns	
t _{PLH}	Maximum Propagation Delay, CBA or CAB Input to	C _L = 50 pF			16	35		
t _{PHL}	A or B Output	С _L = 50 рF		-	16	35	ns	
t _{PLH}	Maximum Propagation Delay,	C _L = 50 pF		-	- 16 35 - 16 35	35	ns	
t _{PHL}	SBA or SAB Input to A or B Output (with A or B High)	С _L = 50 рF		-		35		
t _{PLH}	Maximum Propagation Delay, SBA or SAB Input to A or B Output	C _L = 50 pF		-	16	35		
t _{PHL}	(with A or B High)	C _L = 50 pF		-	16	35	ns	
t _{PZL}	Maximum Output Enable Time,	R _L = 1 kΩ	С _L = 50 рF	-	20	45	ns	
t _{PZH}	G or DIR Input to A or B Output		C _L = 50 pF	-	20	45		
t _{PHZ}	Maximum Output Disable Time,	$R_{L} = 1 k\Omega$ $C_{L} = 50 pF$		-	20	45		
t _{PLZ}	G or DIR Input to A or B Output			_	20	45	ns	
tw	Pulse Duration, Clock High or Low			12	-	-	ns	
tsu	Setup Time, A before CAB ↑ or B before CAB ↑			15	-	-	ns	



Pin Description

Symbol	Description					
A1 ~ A8	Bi-directional data bus and register input					
B1 ~ B8	Bi-directional data bus and register input					
G	Output enable. This pin is an active low pin, when high all outputs are disabled and A and B ports are isolated.					
DIR	Direction control. This pin is used to determine the direction of data flow.					
	When DIR = 1 ⇒ From A → B					
	DIR = 0 ⇒ From B → A					
SAB	Determines whether data transmitted is from the data inputs or the register associated with those					
SBA	pins.					
	When SAB (SBA) = 1 ⇒ Register → B (A) Bus.					
	SAB (SBA) = 1 \Rightarrow A (B) \rightarrow B (A)					
САВ	Positive trigger clock. When rising edge is triggered, data from A (B) input are loaded into their					
CBA	associated register.					

The transceiver function can work only when \overline{G} is active low (G=0). DIR determines the direction of data flow. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both.

data. The direction control determines which bus will receive data when enable \overline{G} is active (low). In the isolation mode (control \overline{G} high). Data may be stored in one register and/or B data may be stored in the other register.

Enable (\overline{G}) and direction (DIR) pins are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select controls (SAB and SBA) can multiplex stored and real-time (transparent mode) When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

Γ		Ir	nputs			Data	I/O [†]	
G	DIR	CAB	СВА	SAB	SBA	A1 Thru A8	B1 Thru B8	Operation or Function
x x	x x	↑ ×	× ↑	x x	x x	Input Not specified	Not specified Input	Store A, B unspecified Store B, A unspecified
н н	x x	† H or L	↑ Hor L	X X	× ×	Input	Input	Store A and B Data Isolation, hold storage
L	L	x x	H or L X	x x	L H	Output	Input	Real-time B Data to A Bus Stored B Data to A Bus
L	н н	H or L X	x x	L H	X X	Input	Output	Real-time A Data to B Bus Stored A Data to B Bus

Function Table

[†] The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always anabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.



Bus Management Functions



Parameter Measurements













VOLTAGE WAVEFORMS





Figure 4. Propagation Delay Times and Output Transition Times











Ordering Information

Number	Package
UM74HCT646	24L DIP