

BICMOS INTEGRATED CIRCUIT $\mu PC1935$

DC-DC CONVERTER CONTROLLER IC

DESCRIPTION

The μ PC1935 is a low-voltage input DC-DC converter controller IC that can configure a three-output (stepup × 2, inverted output × 1) DC-DC converter at an input voltage of 3, 3.3, or 5 V.

Because of its wide operating voltage range, this IC can also be used to control DC-DC converters using an AC adapter for input.

FEATURES

- Low supply voltage: 2.5 V
- Operating voltage range: 2.5 to 20 V (breakdown voltage: 30 V)
- Can control three output channels.
- Timer latch circuit for short circuit protection
- Ceramic capacitor with a low capacitance (0.1 μ F) can be used for short circuit protection.
- Dead times of channels 2 (stepup) and 3 (inverted output) can be set from external resistors. Dead time of channel 1 (stepup) is internally fixed to 85 %.
- Soft start of each channel can be set independently.
- Each channel can be turned ON/OFF independently.

ORDERING INFORMATION

Part Number

μPC1935GR

Package 16-pin plastic TSSOP (225 mil)

The information in this document is subject to change without notice.

BLOCK DIAGRAM



PIN CONFIGURATION

16-pin plastic TSSOP (225 mil) μ PC1935GR



PIN FUNCTIONS

Pin No.	Symbol	Function	Pin No.	Symbol	Function
1	Vcc	Power supply	9	OUT ₂	Channel 2 open-drain output
2	Vref	Reference voltage output	10	FB ₂	Channel 2 error amplifier output
3	R⊤	Frequency setting resistor connection	11	I 12	Channel 2 error amplifier inverted input
4	GND	Ground	12	DTC ₂	Channel 2 dead time setting
5	DLY	Short-circuit protection/channel 1 soft start capacitor connection	13	OUT₃	Channel 3 open-drain output
6	lı1	Channel 1 error amplifier inverted input	14	FB3	Channel 3 error amplifier output
7	FB1	Channel 1 error amplifier output	15	Із	Channel 3 error amplifier inverted input
8	OUT ₁	Channel 1 open-drain output	16	DTC ₃	Channel 3 dead time setting

1. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (Unless otherwise specified, T_A = 25 °C)

Parameter	Symbol	Rating	Unit
Supply voltage	Vcc	30	V
Output voltage	Vo	30	V
Output current (open-drain output)	lo	21	mA
Total power dissipation	Рт	400	mW
Operating temperature	TA	-20 to +85	°C
Storage temperature	Tstg	-55 to +150	°C

Caution If any of the parameters exceeds the absolute maximum ratings, even momentarily, the quality of the product may be impaired. The absolute maximum ratings are values that may physically damage the product(s). Be sure to use the product(s) within the ratings.

★ Recommended Operating Conditions

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Supply voltage	Vcc	2.5		20	V
Output voltage	Vo	0		20	V
Output current	lo			20	mA
Operating temperature	TA	-20		+85	°C
Oscillation frequency	fosc	20		800	kHz

★

Block	Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Under	Start-up voltage	Vcc (L-H)	IREF = 0.1 mA		1.57		V
voltage lock-out section	Operation stop voltage	Vcc (H-L)	Iref = 0.1 mA		1.5		V
	Hysteresis voltage	Vн	Iref = 0.1 mA	30	70		mV
	Reset voltage (timer latch)	Vccr	Iref = 0.1 mA		1.0		V
Reference	Reference voltage	Vref	Iref = 1 mA	2.0	2.1	2.2	V
voltage section	Line regulation	REGIN	$2.5 \text{ V} \leq \text{Vcc} \leq 20 \text{ V}$		2	12.5	mV
	Load regulation	REG∟	$0.1 \text{ mA} \leq I_{\text{REF}} \leq 1 \text{ mA}$		1	7.5	mV
	Temperature coefficient	$\Delta V_{REF}/\Delta T$	$-20 \text{ °C} \le T_A \le +85 \text{ °C}, \text{ Iref} = 0 \text{ A}$		0.5		%
Oscillation	fosc setting accuracy	∆fosc	Rτ = 18 kΩ	-20		+30	%
section	fosc total stability	∆fosc	$-20 \text{ °C} \le T_A \le +85 \text{ °C},$ 2.5 V \le Vcc \le 20 V	-30		+50	%
Duty setting	Input bias current	Івр	(Channels 2 and 3 only)			1.0	μA
section	Channel 1 maximum duty	DMAX.			85		%
	Channel 1 soft start time	tss	$C_{DLY} = 0.1 \ \mu F$		50		ms
	Low-level threshold voltage	Vth (L)	Duty = 0 % (channels 1 and 2) Duty = 100 % (channel 3)		1.2		V
	High-level threshold voltage	Vth (H)	Duty = 100 % (channel 2) Duty = 0 % (channel 3)		1.6		V
Error amplifier section	Input threshold voltage	VITH		0.285	0.3	0.315	V
	Input bias current	Ів		-100		100	nA
	Open loop gain	Av	Vo = 0.3 V	70	80		dB
	Unity gain	funity	Vo = 0.3 V		1.5		MHz
	Maximum output voltage (+)	Vом+	lo = -45 μA	1.6			V
	Maximum output voltage (-)	Vом ⁻	lo = 45 μA			0.5	V
	Maximum sink current	lOsink	Vfb = 0.5 V	0.8	1.4		mA
	Output source current	lOsource	Vfb = 1.6 V		-70	-45	μA
Output	Output ON voltage	Vol	RL = 150 Ω			0.6	V
section	Rise time	tr	RL = 150 Ω		50		ns
	Fall time	tr	RL = 150 Ω		50		ns
Short-circuit protection section	Input sense voltage	Vth1, Vth2	Channels 1 and 2		1.9		V
		Vтнз	Channel 3		0.63		V
	UV sense voltage	Vuv			0.8		V
	Source current on short-circuiting	Ιουν		1.0	1.6	2.7	μA
	Delay time	t DLY	$C_{DLY} = 0.1 \ \mu F$		50		ms
Overall	Circuit operation current	Icc	Vcc = 3 V		3.1		mA

Electrical Specifications (Unless otherwise specified, T_A = 25 °C, Vcc = 3 V, fosc = 100 kHz)

*

Caution Connect a capacitor of 0.01 μF to 10 μF to the VREF pin.





^o TIMING CHARTS (sequence operation of power application \rightarrow channel 1 \rightarrow channel 2 \rightarrow channel 3)



TYPICAL CHARACTERISTIC CURVES (Unless otherwise specified, Vcc = 3 V, fosc = 100 kHz, TA = 25 °C)





2. TIMER LATCH CIRCUIT OPERATION FOR SHORT CIRCUIT PROTECTION (S.C.P.)



The timer latch circuit operates as follows:

If the converter output of each channel drops, the FB output of the error amplifier goes high (FB₃ output goes low), and the input level of the SCP comparator drops. If the input level of the SCP comparator drops below 0.63 V, the output of the comparator is inverted, and Q₁ turns OFF.

When Q₁ turns OFF, the constant-current supply charges C_{DLY} via the DLY pin. The DLY pin is internally connected to a flip-flop. When the DLY pin voltage reaches the UV detection voltage (V_{UV} = 0.8 V (TYP.)), the output Q of the flip-flop goes low, and the output stage of each channel is latched to OFF.

The logic of channels 1 and 2 is reverse to that of channel 3. Consequently, an inverter circuit is inserted between the FB output of channels 1 and 2, and SCP comparator input.

The input detection voltage (VTH) of the timer latch is 1.9 V (TYP.) for channels 1 and 2, and 0.63 V (TYP.) for channel 3.

3. ON/OFF CONTROL

The diagram below is an example of a circuit that turns each channel ON/OFF independently. In this example, the action of turning each channel ON/OFF is controlled by negative logic (\overline{ON} /OFF).

3.1 Channel 1 (for stepup)



The sequence in which channel 1 is turned ON/OFF is as follows:

The signal that turns channel 1 ON/OFF is input from ON₁. For channel 1, soft start or timer latch (SCP) is internally selected. Soft start is executed when the first start signal is input. When the end of soft start is detected, the soft start select switch is turned OFF and the timer latch circuit operates.

(1) When ON1 is high: OFF status

(2) When ON1 is low: ON status (start up)

Q11: OFF \rightarrow CDLY is charged in the sequence of [VREF \rightarrow R1 \rightarrow SW \rightarrow DLY pin \rightarrow CDLY] \rightarrow Soft start D11: OFF \rightarrow II1 pin: Low level \rightarrow FB1 output: High level

(3) When ON1 goes high again after start up (SW: OFF): OFF status

- Q11: ON \rightarrow DLY pin: Low level (Nothing happens because SW is OFF.)
- D11: ON \rightarrow II1 pin: High level \rightarrow FB1 output: Low level \rightarrow PWM comparator output duty: 0 %
 - \rightarrow Converter output voltage (Vo1) drops.
- **Remark** Even if start up is executed by making ON₁ low again after (3), soft start is not executed because the soft start select switch (SW) remains OFF. To execute soft start of channel 1 again, drop Vcc to 0 V once.

3.2 Channel 2 (for stepup)



The sequence in which channel 2 is turned ON/OFF is as follows:

The signal that turns channel 2 ON/OFF is input from ON₂. The PWM converter can be turned ON/OFF by controlling the level of the DTC₂ pin. However, it is necessary to keep the level of the FB₂ output low (the SCP comparator input high) so that the timer latch does not start when the PWM converter is OFF. In this circuit example, the FB₂ output level is controlled by controlling the level of the lı₂ pin.

(1) When ON₂ is high: OFF status

Q21: ON \rightarrow DTC2 pin: Low level \rightarrow Output duty of PWM comparator: 0 %

(2) When ON₂ is low: ON status

- Q₂₁: OFF \rightarrow C₂₁ is charged in the sequence of [V_{REF} \rightarrow R₂₃ \rightarrow C₂₁] \rightarrow DTC₂ pin voltage rises \rightarrow Soft start D₂₁: OFF \rightarrow I₁₂ pin: Low level \rightarrow FB₂ output: High level \rightarrow SCP comparator output: Low level \rightarrow Q₁ is OFF \rightarrow Charging C_{DLY} starts (timer latch start).
- Caution Keep the low-level voltage of the DTC₂ pin within 1.2 V and the high-level voltage of the l₁₂ pin at 0.3 V or higher. The maximum voltage that is applied to the l₁₂ pin must be equal to or lower than V_{REF}.

3.3 Channel 3 (for inverted output)



The sequence in which channel 3 is turned ON/OFF is as follows:

The signal that turns channel 3 ON/OFF is input from ON₃. The PWM converter can be turned ON/OFF by controlling the level of the DTC₃ pin. However, it is necessary to keep the level of the FB₃ output high so that the timer latch does not start when the PWM converter is OFF. In this circuit example, the FB₃ output level is controlled by controlling the level of the I₁₃ pin.

Because channel 3 supports an inverted converter, its PWM comparator logic is different from that of channels 1 and 2.

(1) When ON₃ is high: OFF status

- Q31: ON \rightarrow Q32: ON \rightarrow DTC3 pin: High level \rightarrow Output duty of PWM comparator: 0 %

(2) When ON₃ is low: ON status

- Q₃₁: OFF \rightarrow Q₃₂ is OFF. \rightarrow C₃₁ is charged in the sequence of [V_{REF} \rightarrow C₃₁ \rightarrow R₃₄] \rightarrow DTC₃ pin voltage drops. \rightarrow Soft start
- Q₃₃: OFF \rightarrow I₁₃ pin: High level \rightarrow FB₃ output: Low level \rightarrow SCP comparator output: Low level \rightarrow Q₁: OFF \rightarrow Charging C_{DLY} starts (timer latch start).
- Caution Keep the high-level voltage of the DTC₃ pin at 1.6 V or higher and the low-level voltage of the I₁₃ pin within 0.3 V. The maximum voltage that is applied to the I₁₃ pin must be equal to or lower than VREF.

4. PACKAGE DRAWING

16 PIN PLASTIC TSSOP (225 mil)



NOTE

Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	5.15±0.15
Α'	5.0±0.1
В	0.375 MAX.
С	0.65 (T.P.)
D	$0.24\substack{+0.06 \\ -0.04}$
Е	$0.09\substack{+0.06\\-0.04}$
F	$1.01\substack{+0.09 \\ -0.06}$
G	0.92
н	6.4±0.2
I	4.4±0.1
J	1.0±0.2
к	$0.145\substack{+0.055\\-0.045}$
L	0.5
М	0.10
Ν	0.10
Р	3°+5° -3°
R	0.25
S	0.6±0.15
	S16GR-65-PJG

*

5. RECOMMENDED SOLDERING CONDITIONS

Recommended solder conditions for this product are described below.

For details on recommended soldering conditions, refer to Information Document "Semiconductor Device Mounting Technology Manual" (C10535E).

For soldering methods and conditions other than those recommended, consult NEC.

Surface mount type

µPC1935GR: 16-pin plastic TSSOP (225 mil)

Soldering Method	Soldering Conditions	Symbol of Recommended Conditions
Infrared reflow	Package peak temperature: 235 °C, Time: 30 seconds MAX. (210 °C MIN.), Number of times: 3 MAX.	IR35-00-3
VPS	Package peak temperature: 215 °C, Time: 40 seconds MAX. (200 °C MIN.), Number of times: 3 MAX.	VP15-00-3
Wave soldering	Soldering bath temperature: 260 °C MAX., Time: 10 seconds MAX., Number of times: 1, Preheating temperature: 120 °C MAX. (package surface temperature)	WS60-00-1

Caution Do not use two or more soldering methods in combination.

[MEMO]

[MEMO]

[MEMO]

NOTES FOR CMOS DEVICES -

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function. The application circuits and their parameters are for reference only and are not intended for use in actual design-ins.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.