



DATA SHEET

BIPOLAR ANALOG INTEGRATED CIRCUITS μ PC8119T, μ PC8120T

VARIABLE GAIN AMPLIFIER SILICON MMIC FOR TRANSMITTER AGC OF DIGITAL CELLULAR TELEPHONE

DESCRIPTION

The μ PC8119T and μ PC8120T are silicon monolithic integrated circuits designed as variable gain amplifier. Due to 100 MHz to 1.9 GHz operation, these ICs are suitable for RF transmitter AGC stage of digital cellular telephone. Two types of gain control let users choose in accordance with system design. 3 V supply voltage and mini mold package contribute to make system lower voltage, decreased space and fewer components.

The μ PC8119T and μ PC8120T are manufactured using NEC's 20 GHz μ NESATTM III silicon bipolar process. This process uses silicon nitride passivation film and gold electrodes. These materials can protect chip surface from external pollution and prevent corrosion / migration. Thus, this IC has excellent performance, uniformity and reliability.

FEATURES

- Recommended operating frequency : $f = 100 \text{ MHz to } 1.92 \text{ GHz}$
- Supply voltage : $V_{cc} = 2.7 \text{ to } 3.3 \text{ V}$
- Low current consumption : $I_{cc} = 11 \text{ mA TYP. } @ V_{cc} = 3.0 \text{ V}$
- Gain control voltage : $V_{AGC} = 0.6 \text{ to } 2.4 \text{ V (recommended)}$
- Two types of gain control : μ PC8119T = V_{AGC} up vs. Gain down (Forward control)
 μ PC8120T = V_{AGC} up vs. Gain up (Reverse control)
- AGC control can be constructed by external control circuit.
- High-density surface mounting

APPLICATIONS

- 1.9 GHz cordless telephone (PHS base-station and so on)
- 800 MHz to 900 MHz or 1.5 GHz Digital cellular telephone (PDC800M, PDC1.5G and so on)

ORDERING INFORMATION


Part Number	Package	Marking	Supplying Form	Gain Control Type
μ PC8119T-E3	6-pin minimold	C2M	Embossed tape 8 mm wide. 1, 2, 3 pins face to perforation side of the tape. Qty 3 kp/reel.	Forward control
μ PC8120T-E3		C2N		Reverse control

Remark To order evaluation samples, please contact your local NEC sales office.
(Part number for sample order: μ PC8119T, μ PC8120T)

Caution Electro-static sensitive devices

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

PIN CONNECTIONS



Pin No.	Pin Name
1	INPUT
2	GND
3	GND
4	OUTPUT
5	V _{CC}
6	V _{AGC}

Marking is an example for $\mu\text{PC8119T}$.


VARIABLE GAIN AMPLIFIER PRODUCT LINE-UP

Part No.	V _{CC} (V)	I _{CC} (mA)	V _{AGC} (V)	V _{AGC} up vs.Gain	f (GHz)	P _O (1 dB)	Features
$\mu\text{PC2723T}$	4.5 to 5.5	15	3.3 to 5.0	down	up to 1.1	-4	
$\mu\text{PC8119T}$	2.7 to 3.3	11	0.6 to 2.4	down	0.1 to 1.92	+3	Excellent V _{CC} fluctuation
$\mu\text{PC8120T}$	2.7 to 3.3	11	0.6 to 2.4	up	0.1 to 1.92	+3	
$\mu\text{PC8130TA}$	2.7 to 3.3	11	0.6 to 2.4	up	0.8 to 1.5	+5	Low distortion
$\mu\text{PC8131TA}$	2.7 to 3.3	11	0 to 2.4	down	0.8 to 1.5	+5	Low distortion

Remark Typical performance. Please refer to ELECTRICAL CHARACTERISTICS in detail.

To know the associated product, please refer to each latest data sheet.

SYSTEM APPLICATION EXAMPLE



PIN EXPLANATION

Pin No.	Pin Name	Applied Voltage V	Pin Voltage V ^{Note}	Function and Applications	Internal Equivalent Circuit						
1	IN	–	1.2	RF input pin. This pin should be coupled with capacitor (eg 1000 pF) for DC cut. This pin can be input from $50\ \Omega$ impedance signal source without matching circuit.							
2 3	GND	0	–	Ground pin. This pin should be connected to system ground with minimum inductance. Ground pattern on the board should be formed as wide as possible.							
4	OUT	Voltage as same as V _{cc} through external inductor	–	RF output pin. This pin is designed as open collector of high impedance. This pin must be externally equipped with matching circuits.							
5	V _{cc}	2.7 to 3.3	–	Supply voltage pin. This pin must be externally equipped with low pass filter (eg π type) in order to suppress leakage from input pin. This pin also must be equipped with bypass capacitor (eg 1000 pF) to minimize ground impedance.							
6	V _{AGC}	0 to 3.3	–	Gain control pin. The relation between product number and control performance is shown below;	<table border="1"> <tr> <td>Part No.</td> <td>V_{AGC} up vs. Gain</td> </tr> <tr> <td>μPC8119T</td> <td>↓ down</td> </tr> <tr> <td>μPC8120T</td> <td>↗ up</td> </tr> </table>	Part No.	V _{AGC} up vs. Gain	μ PC8119T	↓ down	μ PC8120T	↗ up
Part No.	V _{AGC} up vs. Gain										
μ PC8119T	↓ down										
μ PC8120T	↗ up										

Note Pin voltage is measured at V_{cc} = 3.0 V.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Ratings	Unit
Supply Voltage	V _{CC}	T _A = +25°C	3.6	V
Gain Control Voltage	V _{AGC}	T _A = +25°C	3.6	mA
Operating Ambient Temperature	T _A		-40 to +85	°C
Storage Temperature	T _{STG}		-55 to +150	°C
Power Dissipation of Package	P _D	Mounted on double-sided copper-clad 50 × 50 × 1.6 mm epoxy glass PWB T _A = +85°C	280	mW

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	MIN.	TYP.	MAX.	Unit	Notice
Supply Voltage	V _{CC}	2.7	3.0	3.3	V	Same voltage should be applied to 4 and 5 pins.
Gain Control Voltage	V _{AGC}	0.6	—	2.4	V	I _{AGC} ≤ 0.1 mA
Input Level	P _{IN}	—	—	-18	dBm	P _{adj} ≤ -60 dBc @ Δf = ±50 kHz ^{Note 1}
		—	—	-10		P _{adj} ≤ -60 dBc @ Δf = ±600 kHz ^{Note 2}
Operating Ambient Temperature	T _A	-40	+25	+85	°C	
Operating Frequency	f	100	—	1920	MHz	With external output-matching
AGC Pin Drive Current	I _{AGC}	0.5	—	—	mA	V _{AGC} ≤ 3.3 V

- Notes**
1. Adjacent Channel Interference (P_{adj}) wave form condition: f = 950 MHz or 1440 MHz, π/4QPSK modulation signal, data rate = 42 kbps, rolloff ratio = 0.5, PN9 bits (pseudo random pattern)
 2. Adjacent Channel Interference (P_{adj}) wave form condition: f = 1900 MHz, π/4QPSK modulation signal, data rate = 384 kbps, rolloff ratio = 0.5, PN9 bits (pseudo random pattern)

ELECTRICAL CHARACTERISTICS

(Unless otherwise specified, $T_A = +25^\circ\text{C}$, $V_{CC} = V_{out} = 3.0 \text{ V}$, $Z_S = Z_L = 50 \Omega$, External matched output port)

Parameter	Symbol	Test Conditions	μ PC8119T			μ PC8120T			Unit
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Circuit Current	I_{CC}	No signal, $I_{CC} = I_{VCC} + I_{out}$	7.5	11	15	7.5	11	15	mA
Maximum Power Gain	$G_{P_{MAX}}$	$f = 950 \text{ MHz}$, $P_{in} = -30 \text{ dBm}$ $f = 1440 \text{ MHz}$, $P_{in} = -30 \text{ dBm}$	10 10	12.5 13	15 16	10.5 10.5	13 13.5	15.5 16.5	dB
Gain Control Range ^{Note}	GCR	$f = 950 \text{ MHz}$, $P_{in} = -30 \text{ dBm}$ $f = 1440 \text{ MHz}$, $P_{in} = -30 \text{ dBm}$	40 35	50 45	— —	40 35	50 45	— —	dB
Noise Figure	NF	$f = 950 \text{ MHz}$, $G_{P_{MAX}}$ $f = 1440 \text{ MHz}$, $G_{P_{MAX}}$	— —	8.5 7.5	11.5 10.5	— —	9.0 7.5	12 10.5	dB
Isolation	ISL	$f = 950 \text{ MHz}$, $G_{P_{MAX}}$ $f = 1440 \text{ MHz}$, $G_{P_{MAX}}$	27 31	32 36	— —	26 30	31 35	— —	dB
Input Return Loss	$R_{L_{in}}$	$f = 950 \text{ MHz}$, $G_{P_{MAX}}$ $f = 1440 \text{ MHz}$, $G_{P_{MAX}}$	3 3	6 6	— —	3 3	6 6	— —	dB
1 dB Compression Output Power	$P_{O(1 \text{ dB})}$	$f = 950 \text{ MHz}$, $G_{P_{MAX}}$ $f = 1440 \text{ MHz}$, $G_{P_{MAX}}$	0 +1.0	+3 +4	— —	+0.5 0	+3.5 +3	— —	dBm

Note Gain Control Range (GCR) specification: $GCR = G_{P_{MAX}} - G_{P_{MIN}}$ (dB)Conditions μ PC8119T: $G_{P_{MAX}}$ @ $V_{AGC} = 0 \text{ V}$, $G_{P_{MIN}}$ @ $V_{AGC} = V_{CC}$ μ PC8120T: $G_{P_{MAX}}$ @ $V_{AGC} = V_{CC}$, $G_{P_{MIN}}$ @ $V_{AGC} = 0 \text{ V}$ **Remark** Measured on TEST CIRCUIT 1 and 2

STANDARD CHARACTERISTICS FOR REFERENCE

(Unless otherwise specified, $T_A = +25^\circ\text{C}$, $V_{CC} = V_{out} = 3.0 \text{ V}$, $Z_S = Z_L = 50 \Omega$, External matched output port)

Parameter	Symbol	Test Conditions	Reference Value		Unit
			μ PC8119T	μ PC8120T	
Maximum Power Gain	$G_{P_{MAX}}$	$f = 1900 \text{ MHz}$, $P_{in} = -30 \text{ dBm}$	12.5	13	dB
Gain Control Range ^{Note}	GCR	$f = 1900 \text{ MHz}$, $P_{in} = -30 \text{ dBm}$	22	22	dB
Noise Figure	NF	$f = 1900 \text{ MHz}$, $G_{P_{MAX}}$	7.2	7.3	dB
1 dB Compression Output Power	$P_{O(1 \text{ dB})}$	$f = 1900 \text{ MHz}$, $G_{P_{MAX}}$	+3.0	+2.5	dBm

Note Gain Control Range (GCR) specification: $GCR = G_{P_{MAX}} - G_{P_{MIN}}$ (dB)Conditions μ PC8119T: $G_{P_{MAX}}$ @ $V_{AGC} = 0 \text{ V}$, $G_{P_{MIN}}$ @ $V_{AGC} = V_{CC}$ μ PC8120T: $G_{P_{MAX}}$ @ $V_{AGC} = V_{CC}$, $G_{P_{MIN}}$ @ $V_{AGC} = 0 \text{ V}$ **Remark** Measured on APPLICATION CIRCUIT EXAMPLE

TEST CIRCUIT1 (f = 950 MHz, both products in common)





ILLUSTRATION OF TEST CIRCUIT1 ASSEMBLED ON EVALUATION BOARD



COMPONENT LIST

Form	Symbol	Value
Chip capacitor	C1, C3 to C7	1000 pF
	C2	1 pF ^{Note 1}
Chip inductor	L	5 nH (10 nH × 2 pcs parallel) ^{Note 2}
Jumper wire	Jumper wire	5 nH

Notes 1. 1 pF : Murata Mfg. Co., Ltd. GR40CK010C

2. 10 nH: Murata Mfg. Co., Ltd. LQP31A10NG04

TEST CIRCUIT2 (f = 1440 MHz, both products in common)





ILLUSTRATION OF TEST CIRCUIT2 ASSEMBLED ON EVALUATION BOARD



COMPONENT LIST

Form	Symbol	Value
Chip capacitor	C1, C3 to C7	1000 pF
	C2	1 pF ^{Note 1}
Chip inductor	L	2 nH (4.7 nH + 6.8 nH × 2 pcs parallel) ^{Note 2}
Printed on board	Pattern L	5 nH

Notes 1. 1 pF : Murata Mfg. Co., Ltd. GR40CK010C

2. 4.7 nH: Murata Mfg. Co., Ltd. LQP31A4N7J04

6.8 nH: Murata Mfg. Co., Ltd. LQP31A6N8J04

APPLICATION CIRCUIT EXAMPLE (f = 1900 MHz, both products in common)





ILLUSTRATION OF APPLICATION CIRCUIT EXAMPLE ASSEMBLED ON EVALUATION BOARD




COMPONENT LIST

Form	Symbol	Value
Chip capacitor	C1 to C7	1000 pF
	C8	2 to 2.5 pF
Chip inductor	L	100 nH ^{Note}
Printed on board	Jumper wire	5 nH

Note 100 nH: Murata Mfg. Co., Ltd. LQP31A10NG04

ILLUSTRATION AND EXPLANATIONS OF EVALUATION BOARD



EXPLANATION

- <1> This board prints the pattern inductor which inductance is as same as jumper wire in TEST CIRCUITS (inductance: approx. 5 nH to 6 nH).
- <2> Input leakage to Vcc pin can be monitored through 'Vcc monitor line'. This leakage can be suppressed with π type low pass filter attached to Vcc pin. The filter performance depends on parallel capacitors.
- <3> After adjusted low pass filter, monitor line should be removed before output matching circuit is attached.

EVALUATION BOARD CHARACTERS

- (1) 35 μ m thick double-sided copper clad 35 \times 42 \times 0.4 mm polyimide board
- (2) Back side: GND pattern
- (3) Solder plated patterns
- (4) \circ \bigcirc : Through holes

ATTENTION Test circuit or print pattern in this sheet is for testing IC characteristics.

In the case of actual system application, external circuits including print pattern and matching circuit constant of output port should be designed in accordance with IC's S parameters and environmental components.

APPLICATION for μ PC8119T, μ PC8120T**1. TO GET MINIMUM GAIN****-1. V_{cc} line filtering**

A low pass filter must be attached to V_{cc} line in order to suppress RF input leakage to V_{cc}. (The low pass filter: for example π type.) This filter must be inserted between V_{cc} pin and matching inductor. If the low pass filter is not attached to this point, minimum output level would not go down under the leakage level. For example, μ PC8119T's RF input leakage level to V_{cc} shows -30 dBm at 950 MHz and -17 dBm at 1440 dBm.

π type low pass filter constant example

Pattern L = 5 to 6 nH, C5 = C6 = 1000 pF (Refer to TEST CIRCUIT1, 2 and APPLICATION CIRCUIT EXAMPLE)

In the case of testing on ' μ PC8119/20T TYPE2' board, monitor the input leakage to V_{cc} pin through 'V_{cc} monitor line' and adjust parallel capacitors to suppress leakage.

-2. Capacitor feed-back between V_{AGC} and V_{cc} pins

Feed-back capacitor between V_{AGC} and V_{cc} pins must be externally attached in order to decrease impedance difference.

2. TO GET MAXIMUM GAIN**-1. Output matching**

As for external matching circuit, only output port should be equipped in order to get maximum gain. Output port matching in accordance with impedance of these ICs and next stage must keep the points as follows;

<1> AC points

- IC output impedance at maximum gain must be used.
- Inductance of L must be chosen to get S₂₂ \leq -20 dBm at maximum gain.

<2> DC point

- On LC matching, L of low DC resistance must be chosen to apply voltage as same as V_{cc} to output pin.







3. OTHERS**-1. Input connection**

Input port does not need to match externally. These ICs can be connected to front stage through coupling capacitor (eg 1000 pF) for DC cut.

-2. V_{cc} ON/OFF while voltage applied to V_{AGC}







Due to internal transistor's voltage rating, ON/OFF can be controlled with V_{cc} voltage while 3.0 V or less is applied to V_{AGC}.

For the usage and application of μ PC8119T and μ PC8120T, please refer to the application note (Document No. P12763E).

TYPICAL CHARACTERISTICS ($T_A = +25^\circ\text{C}$) μ PC8119T





μ PC8119T

Output port matching at f = 950 MHz






μ PC8119T

Output port matching at f = 950 MHz










μ PC8119TOutput port matching at $f = 950$ MHz







POWER GAIN vs. GAIN CONTROL VOLTAGE





 S_{21} vs. FREQUENCY DEPENDENCE OF GAIN CONTROL VOLTAGE $V_{CC} = 3.0\text{ V}$, $P_{in} = -30\text{ dBm}$  S_{11} vs. FREQUENCY DEPENDENCE OF GAIN CONTROL VOLTAGE $V_{CC} = 3.0\text{ V}$, $P_{in} = -30\text{ dBm}$ 







POWER GAIN vs. GAIN CONTROL VOLTAGE

 S_{12} vs. FREQUENCY DEPENDENCE OF GAIN CONTROL VOLTAGE $V_{CC} = 3.0\text{ V}$, $P_{in} = -30\text{ dBm}$  S_{22} vs. FREQUENCY DEPENDENCE OF GAIN CONTROL VOLTAGE $V_{CC} = 3.0\text{ V}$, $P_{in} = -30\text{ dBm}$ 

μ PC8119TOutput port matching at $f = 950$ MHz





μ PC8119TOutput port matching at $f = 950$ MHzOUTPUT POWER AND IM₃ vs. INPUT POWEROUTPUT POWER AND IM₃ vs. INPUT POWEROUTPUT POWER AND IM₃ vs. INPUT POWEROUTPUT POWER AND IM₃ vs. INPUT POWEROUTPUT POWER AND IM₃ vs. INPUT POWEROUTPUT POWER AND IM₃ vs. INPUT POWER

μ PC8119TOutput port matching at $f = 950$ MHz

μ PC8119T**Output port matching at f = 1440 MHz**




μ PC8119T

Output port matching at f = 1440 MHz






μ PC8119TOutput port matching at $f = 1440$ MHz

POWER GAIN vs. GAIN CONTROL VOLTAGE





 S_{21} vs. FREQUENCY DEPENDENCE OF GAIN CONTROL VOLTAGE $V_{cc} = 3.0$ V, $P_{in} = -30$ dBm S_{11} vs. FREQUENCY DEPENDENCE OF GAIN CONTROL VOLTAGE $V_{cc} = 3.0$ V, $P_{in} = -30$ dBm






POWER GAIN vs. GAIN CONTROL VOLTAGE





 S_{12} vs. FREQUENCY DEPENDENCE OF GAIN CONTROL VOLTAGE $V_{cc} = 3.0$ V, $P_{in} = -30$ dBm S_{22} vs. FREQUENCY DEPENDENCE OF GAIN CONTROL VOLTAGE $V_{cc} = 3.0$ V, $P_{in} = -30$ dBm

μ PC8119T

Output port matching at f = 1440 MHz



μ PC8119TOutput port matching at $f = 1440$ MHz


μ PC8119TOutput port matching at $f = 1440$ MHz

— μ PC8119T —


Output port matching at f = 1900 MHz

$V_{CC} = V_{out} = 3.0$ V, $V_{AGC} = 0$ V (GrMAX), $P_{in} = -30$ dBm


S₁₁ vs. FREQUENCY 1; 25.644 Ω -28.377 Ω 2.9519 pF
1 900.000 000 MHz




S₂₂ vs. FREQUENCY 1; 43.631 Ω 8.0605 Ω 675.2 pH
1 900.000 000 MHz




S₁₁ vs. FREQUENCY
 $V_{AGC} = 0$ V (GrMAX), $P_{in} = -30$ dBm




S₂₂ vs. FREQUENCY
 $V_{AGC} = 0$ V (GrMAX), $P_{in} = -30$ dBm



S₂₁ vs. FREQUENCY
 $V_{AGC} = 0$ V (GrMAX), $P_{in} = -30$ dBm













S₁₂ vs. FREQUENCY
 $V_{AGC} = 0$ V (GrMAX), $P_{in} = -30$ dBm











μ PC8119T







Output port matching at f = 1900 MHz



μ PC8119TOutput port matching at $f = 1900$ MHz

μ PC8119TOutput port matching at $f = 1900$ MHz



μ PC8119TOutput port matching at $f = 1900$ MHz

μ PC8120T





μ PC8120T

Output port matching at f = 950 MHz

$V_{CC} = 3.0$ V, $V_{AGC} = 3.0$ V (G_PMAX), $P_{in} = -30$ dBm
 S_{11} vs. FREQUENCY 1; 42.344 Ω -55.41 Ω 3.0235 pF
950.000 000 MHz







S_{22} vs. FREQUENCY 1; 50.91 Ω -5.9805 Ω 28.013 pF
950.000 000 MHz



μ PC8120T


Output port matching at f = 950 MHz








μ PC8120T

Output port matching at f = 950 MHz

POWER GAIN vs. GAIN CONTROL VOLTAGE







POWER GAIN vs. GAIN CONTROL VOLTAGE

 S_{21} vs. FREQUENCY DEPENDENCE OF GAIN CONTROL VOLTAGE
 $V_{CC} = 3.0$ V, $P_{in} = -30$ dBm S_{11} vs. FREQUENCY DEPENDENCE OF GAIN CONTROL VOLTAGE
 $V_{CC} = 3.0$ V, $P_{in} = -30$ dBm S_{12} vs. FREQUENCY DEPENDENCE OF GAIN CONTROL VOLTAGE
 $V_{CC} = 3.0$ V, $P_{in} = -30$ dBm S_{22} vs. FREQUENCY DEPENDENCE OF GAIN CONTROL VOLTAGE
 $V_{CC} = 3.0$ V, $P_{in} = -30$ dBm







μ PC8120T

Output port matching at f = 950 MHz







μ PC8120T

Output port matching at f = 950 MHz



μ PC8120T







Output port matching at f = 950 MHz



— μ PC8120T —





Output port matching at f = 1440 MHz

$V_{CC} = 3.0 \text{ V}$, $V_{AGC} = 3.0 \text{ V}$ ($G_p\text{MAX}$), $P_{in} = -30 \text{ dBm}$









μ PC8120T

Output port matching at f = 1440 MHz







μ PC8120T

Output port matching at f = 1440 MHz








μ PC8120T

Output port matching at f = 1440 MHz







μ PC8120T

Output port matching at f = 1440 MHz









μ PC8120T

Output port matching at f = 1440 MHz









μ PC8120T

Output port matching at f = 1900 MHz







μ PC8120T

Output port matching at f = 1900 MHz









μ PC8120T

Output port matching at f = 1900 MHz





μ PC8120T

Output port matching at f = 1900 MHz




μ PC8120T

Output port matching at f = 1900 MHz



PACKAGE DIMENSIONS

6 PIN MINIMOLD PACKAGE (UNITS: mm)



NOTES ON CORRECT USE

- (1) Observe precautions for handling because of electro-static sensitive devices.
- (2) Form a ground pattern as wide as possible to minimize ground impedance (to prevent undesired oscillation).
- (3) Keep the track length of the ground pins as short as possible.
- (4) A low pass filter must be attached to Vcc line.
- (5) A matching circuit must be externally attached to output port.

RECOMMENDED SOLDERING CONDITIONS

This product should be soldered under the following recommended conditions. For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

 μ PC8119T, μ PC8120T

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared Reflow	Package peak temperature: 235°C or below Time: 30 seconds or less (at 210°C) Count: 3, Exposure limit ^{Note} : None	IR35-00-3
VPS	Package peak temperature: 215°C or below Time: 40 seconds or less (at 200°C) Count: 3, Exposure limit ^{Note} : None	VP15-00-3
Wave Soldering	Soldering bath temperature: 260°C or below Time: 10 seconds or less Count: 1, Exposure limit ^{Note} : None	WS60-00-1
Partial Heating	Pin temperature: 300°C Time: 3 seconds or less (per side of device) Exposure limit ^{Note} : None	-

Note After opening the dry pack, keep it in a place below 25°C and 65% RH for the allowable storage period.


Caution Do not use different soldering methods together (except for partial heating).

For details of the recommended soldering conditions for surface mounting, refer to information document SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL (C10535E).

[MEMO]

[MEMO]

[MEMO]



ATTENTION

OBSERVE PRECAUTIONS
FOR HANDLING
ELECTROSTATIC
SENSITIVE
DEVICES

The application circuits and their parameters are for reference only and are not intended for use in actual design-ins.

NESAT (NEC Silicon Advanced Technology) is a trademark of NEC Corporation.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.