MOS INTEGRATED CIRCUIT $\mu PD16334$

96-Bit AC-PDP DRIVER

The μ PD16334 is a high-voltage CMOS driver designed for flat display panels such as PDPs, VFDs and ELs. It consists of a 96-bit bi-directional shift register, 96-bit latch and high-voltage CMOS driver. The logic block is designed to operate using a 5-V power supply/3.3-V interface enabling direct connection to a gate array or a microcontroller. In addition, the μ PD16334 achieves low power dissipation by employing the CMOS structure while having a high withstand voltage output (80 V, 50 mA).

FEATURES

NEC

- Selectable by IBS pin; three 32-bit bi-directional shift register circuits configuration or six 16-bit bi-directional shift register circuits configuration
- Data control with transfer clock (external) and latch
- High-speed data transfer (fmax. = 25 MHz min. at data fetch)

(fmax. = 15 MHz min. at cascade connection)

- High withstand output voltage (80 V, 50 mAmax.)
- 3.3 V CMOS input interface
- High withstand voltage CMOS structure
- Capable of reversing all driver outputs by PC pin

ORDERING INFORMATION

Part Number	Package
μPD16334	COB*

* Please consult with an NEC sales representative about COB.

NEC

BLOCK DIAGRAM (IBS = H, 3-BIT INPUT, 32-BIT LENGTH SHIFT REGISTER)



BLOCK DIAGRAM (IBS = L, 6-BIT INPUT, 16-BIT LENGTH SHIFT REGISTER)



PIN DESCRIPTION

Symbol	Pin Name	Description
PC	Polarity change input	\overline{PC} = L: All driver output invert
BLK	Blank input	BLK = H : All output = H or L
LE	Latch enable input	Automatically executes latch by setting high at rising edge
		of the clock
OE	Output enable	Make output high impedance by input H
A1 to A3 (6)	RIGHT data input/output (Note)	When $R/L=H$ (values in parentheses are for 6-bit input)
		A1 to A3 (6) : Input B1 to B3 (6) : Output
B1 to B3 (6)	LEFT data input/output (Note)	When $R/L=L$ (values in parentheses are for 6-bit input)
		A1 to A3 (6) : Output B1 to B3 (6) : Input
CLK	Clock input	Shift executed on fall
R/Ē	Shift control input	Right shift mode when $R/L = H$
		$SR_1:A1 \rightarrow S_1S_{94} \rightarrow B1$ (Same direction for SR_2 to $SR_6)$
		Left shift mode when $R/L = L$
		$SR_1:B_1 \rightarrow S_{94}S_1 \rightarrow A_1 \;$ (Same direction for SR_2 to $SR_6)$
IBS	Input mode switch	H: 32-bit length shift register, 3-bit input
		L: 16-bit length shift register, 6-bit input
O1 to O96	High withstand voltage output	80 V, 50 mAmax.
Vdd1	Power supply for logic block	5 V ± 10 %
Vdd2	Power supply for driver block	10 to 70 V
Vss1	Logic GND	Connect to system GND
Vss2	Driver GND	Connect to system GND

Note When input mode is 3-bit, set unused input and output pins "L" level.

TRUTH TABLE 1 (Shift Register Block)

Inp	out	Output		Shift Desister	
R/Ē	CLK	А	В	Shift Register	
н	\downarrow	Input	Output Note1	Right shift execution	
н	H or L	Output		Hold	
L	\downarrow	Output Note2	Input	Left shift execution	
L	H or L	Output		Hold	

Notes 1. The data of S₉₁ to S₉₃ (S₈₅ to S₉₀) shifts to S₉₄ to S₉₆ (S₉₁ to S₉₆) and is output from B₁ to B₃ (B₁ to B₆) at the falling edge of the clock, respectively. (Values in parentheses are for 6-bit input)

2. The data of S₄ to S₆ (S₇ to S₁₂) shifts to S₁ to S₃ (S₁ to S₆) and is output from A₁ to A₃ (A₁ to A₆) at the falling edge of the clock, respectively (Values in parentheses are for 6-bit input)

TRUTH TABLE 2 (Latch Block)

LE	CLK	Output State of Latch Block (Ln)
н	\uparrow	Latch Sn data and hold output data
	\downarrow	Hold latch data
L	Х	Hold latch data

TRUTH TABLE 3 (Driver Block)

Ln	BLK	PC	OE	Output State of Driver Block
Х	Н	н	L	H (All driver outputs: H)
Х	Н	L	L	L (All driver outputs: L)
Х	L	н	L	Output latch data (Ln)
Х	L	L	L	Output inverted latch data $(\overline{L_n})$
Х	Х	Х	н	Set output impedance high

TIMING CHART (WHEN IBS="H": 3-BIT INPUT, RIGHT SHIFT)

Values in parentheses in the following chart are when R/L=L.



TIMING CHART (WHEN IBS="L": 6-BIT INPUT, RIGHT SHIFT)

Values in parentheses in the following chart are when R/L=L.



ABSOLUTE MAXIMUM	RATINGS (T	ΓA = 25 °C, Vss1 = Vss2 = 0 V)
------------------	------------	--------------------------------

Parameter	Symbol	Ratings	Unit
Logic Block Supply Voltage	Vdd1	-0.5 to +7.0	V
Driver Block Supply Voltage	Vdd2	-0.5 to +80	V
Logic Block Input Voltage	VI	-0.5 to VDD1 + 0.5	V
Driver Block Output Current	lo2	50	mA
Junction Temperature	Tj	+125	°C
Storage Temperature	Tstg.	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS (TA = -40 to +85 °C, Vss1 = Vss2 = 0 V)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Logic Block Supply Voltage	Vdd1	4.75	5.0	5.25	V
Driver Block Supply Voltage	Vdd2	10		70	V
High-Level Input Voltage	Vн	2.7		Vdd1	V
Low-Level Input Voltage	VIL	0		0.6	V
Driver Output Current	Іон2			-40	mA
	IOL2			+40	mA

Caution In order to prevent latch-up breakage, be sure to enter the power to VDD1, logic signal and VDD2 in that order, and turn off the power in the reverse order, keep this order also during a transition period.

ELECTRICAL SPECIFICATIONS (TA = 25 °C, VDD1 = 5.0 V, VDD2 = 70 V, VSS1 = VSS2 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
High-Level Output Voltage	Vон1	Logic, Іон1 = –1.0 mA	0.9 • Vdd1		V _{DD1}	V
Low-Level Output Voltage	Vol1	Logic, IoL1 = 1.0 mA	0		0.1 Vdd1	V
High-Level Output Voltage	Vон21	О1 to O96, Iон2 = -1 mA	69			V
	Vон22	О1 to O96, Iон2 = -10 mA	65			V
Low-Level Output Voltage	Vol21	O1 to O96, IOL2 = 5 mA			1.0	V
	Vol22	O1 to O96, IOL2 = 40 mA			10	V
Input Leakage Current	١L	VI = VDD1 or VSS1			±1.0	μA
High-Level Input Voltage	Vih	V _{DD1} = 4.75 to 5.25 V	2.7			V
Low-Level Input Voltage	VIL	V _{DD1} = 4.75 to 5.25 V			0.6	V
Static Current Dissipation	IDD1	Logic, $T_A = -40$ to +85 °C			10 Note	mA
	IDD1	Logic, T _A = 25 °C			10 ^{Note}	mA
	IDD2	Driver, $T_A = -40$ to +85 °C			1000	μA
	IDD2	Driver, T _A = 25 °C			100	μA

Note When all inputs are high-level (VIH = 2.7 V to VDD1, the R/ \overline{L} and IBS pins are fixed to VI = VSS1 or VDD1)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transmission	tPHL1	$\overline{\text{CLK}} \downarrow \rightarrow \text{A/B}$			55	ns
Delay time	tPLH1				55	ns
	tPHL2	$\overline{\text{CLK}}$ \uparrow (LE = H) \rightarrow O1 to O ₉₆			180	ns
	tPLH2				180	ns
	tphl3	$BLK\toO_1\text{ to }O_{96}$			165	ns
	tplh3				165	ns
	tPHL4	$\overline{PC} \rightarrow O_1$ to O_{96}			160	ns
	tplH4				160	ns
	tрнz	$OE \rightarrow O_1$ to O_{96}			300	ns
	tрzн	RL = 10 kΩ			180	ns
	t PLZ				300	ns
	t PZL				180	ns
Rise Time	tтьн	O1 to O96			150	ns
	t _{TLZ}	RL = 10 kΩ			3	μs
	tтzн	O1 to O96			150	ns
Fall Time	tтн∟	O1 to O96			150	ns
	tтнz	RL = 10 kΩ			3	μs
	t⊤z∟	O1 to O96			150	ns
Maximum Clock	fmax.	When data is read, duty 50 %	25			MHz
Frequency		cascade connection, Duty 50 %	15			MHz
Input Capacitance	Cı				15	pF

SWITCHING CHARACTERISTICS (TA = 25 °C, VDD1 = 5 V, VDD2 = 70 V, Vss1 = Vss2 = 0 V, Logic CL = 15 pF, Driver CL = 50 pF, tr = tf = 6.0 ns)

TIMING REQUIREMENT (TA = -40 to +85 °C, VDD1 = 4.75 to 5.25 V, Vss1,2 = 0 V, tr = tr = 6.0 ns)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Clock Pulse Width	PWCLK		20			ns
Latch Enable Pulse Width	PWLE		30			ns
Blank Pulse Width	PWBLK		200			ns
PC Pulse Width			200			ns
OE Pulse Width	PWOE	RL = 10 kΩ	3.3			μs
Data Setup Time	tsetup		10			ns
Data Hold Time	thold		10			ns
Latch Enable Time 1	tLE1		25			ns
Latch Enable Time 2	tLE2		5			ns
Latch Enable Time 3	tLE3		25			ns
Latch Enable Time 4	tLE4		5			ns

SWITCHING CHARACTERISTICS WAVEFORM



9





[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.

M4 96.5