

MOS INTEGRATED CIRCUIT μ PD16342

96-BIT AC-PDP DRIVER

DESCRIPTION

The μ PD16342 is a high withstand voltage CMOS driver designed for use with a flat display panel such as a PDP, VFD, or EL panel. It consists of a 96-bit bi-directional shift register, 96-bit latch and high withstand voltage CMOS driver. The logic block operates with a 5-V power supply interface (CMOS level input) so that it can be directly connected to a gate array and CPU. The driver block provides a high withstand voltage output: 80 V, +15/–30 mA MAX. The logic and driver blocks are made of CMOS circuits, consuming lower power.

FEATURES

- Circuit configuration switched by the IBS pin between three 32-bit bi-directional shift registers and six 16-bit bi-directional shift registers.
- Data control with transfer clock (external) and latch
- High-speed data transfer (fMAX. = 40 MHz MIN. at data latch)
- (fMAX. = 25 MHz MIN. at cascade connection)
- High withstand output voltage (80 V, +15/-30 mA MAX.)
- High withstand voltage CMOS structure

ORDERING INFORMATION

 Part Number
 Package

 μ PD16342
 Module/TCP

Remark Consult an our sales representative regarding the module. Since the module characteristics is based on the module specifications, there may be differences between the contents written in this document and real characteristics.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information. * 1. BLOCK DIAGRAM (1) (IBS = H, 3-BIT INPUT, 32-BIT LENGTH SHIFT REGISTER)



Note SRn: 32-bit shift register

Remark /xxx indicates active low signal.

1. BLOCK DIAGRAM (2) (IBS = L, 6-BIT INPUT, 16-BIT LENGTH SHIFT REGISTER)



Note SRn: 16-bit shift register

2. PIN FUNCTIONS

Symbol	Pin Name	I/O	Description
/LBLK	Low blanking	Input	/LBLK = L: All output = L
/HBLK	High blanking	Input	/HBLK = L: All output = H
/LE	Latch enable	Input	Latch on a falling edge
HZ	Output high impedance	Input	H: All output set to the high-impedance state
/CLR	Register clear	Input	L: All shift register data cleared to the L level
A1 to A3(6)	RIGHT data	I/O ^{Note}	$R_{1}/L = H$, A ₁ to A ₃₍₆₎ : Input, B ₁ to B ₃₍₆₎ : Output
			The parenthesized pins are used in 6-bit input mode.
B1 to B3(6)	LEFT data	I/O ^{Note}	$R_1/L = L$, A ₁ to A ₃₍₆₎ : Output, B ₁ to B ₃₍₆₎ : Input
			The parenthesized pins are used in 6-bit input mode.
CLK	Clock	Input	Shift on a rising edge
R,/L	Shift control	Input	H: Right shift mode
			SR1: A1 \rightarrow S1S94 \rightarrow B1 (SR2 and SR6 also shift in the same direction.)
			Left shift mode
			SR1: B1 \rightarrow S94S1 \rightarrow A1 (SR2 and SR6 also shift in the same direction.)
IBS	Input mode switch	Input	H: 32-bit shift registers, 3-bit input mode
			L: 16-bit shift registers, 6-bit input mode
O1 to O96	High withstand voltage	Output	80 V, +15/–30 mA MAX.
VDD1	Logic power supply	-	$5 V \pm 5\%$
VDD2	Driver power supply	_	15 to 70 V
Vss1	Logic ground	_	Connect to system ground
Vss2	Driver ground	-	Connect to system ground

Note In 3-bit input mode, unused I/O pins must be held at the L level.

To use for module, the back side of IC chip must be held at the Vss (GND) level.

3. TRUTH TABLE

Shift Register Block

Input		Output		Shift Register
R,/L	CLK	А	В	
Н	Ŷ		Output Note1	Right shift operation performed
Н	H or L	Input	Output	Hold
L	Ŷ	Output Note2		Left shift operation performed
L	H or L	Output	Input	Hold

Notes 1. On the rising edge of the clock, the data of S₉₁ to S₉₃ (S₈₅ to S₉₀) is shifted to S₉₄ to S₉₆ (S₉₁ to S₉₆), and is output from B₁ to B₃ (B₁ to B₆) (The parenthesized pins are used in 6-bit input mode.).

2. On the rising edge of the clock, the data of S₄ to S₆ (S₇ to S₁₂) is shifted to S₁ to S₃ (S₁ to S₆), and is output from A₁ to A₃ (A₁ to A₆) (The parenthesized pins are used in 6-bit input mode.).

Latch Block

/LE	Output State of Latch Section (/Ln)
\downarrow	Latch S₁ data
H or L	Hold latch (output) data

Driver Block

A (B)	/HBLK	/LBLK	HZ	Output State of Driver Block
х	L	Н	L	All driver output: H
х	x	L	L	All driver output: L
х	x	х	Н	All driver output: High Impedance
L	Н	Н	L	L
Н	Н	Н	L	н

Remark x: H or L, H: High level, L: Low level

Timing Chart (1) (IBS = H, 3-bit input, right shift)





Data Sheet S15090EJ2V0DS

Timing Chart (2) (IBS = L, 6-bit input, right shift)



Remark Values in parentheses are when R,/L = L.

Data Sheet S15090EJ2V0DS

Unit V V V mA

mΑ

+13

4. ELECTRICAL SPECIFICATIONS

Parameter	Symbol	Ratings	Unit
Logic Supply Voltage	V _{DD1}	-0.5 to +6.0	V
Driver Supply Voltage	V _{DD2}	-0.5 to +80	V
Logic Input Voltage	Vı	-0.5 to V _{DD1} + 0.5	V
Driver Output Current	lo2	+15/–30	mA
Operating Junction Temperature	TJ	+125	°C
Storage Temperature	Tstg	-65 to +150	°C

Absolute Maximum Ratings (TA = 25°C, Vss1 = Vss2 = 0 V)

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

recommended operating ha		0.00, 000, 0001 = 0.002 =	•••			
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	
Logic Supply Voltage	V _{DD1}		4.75	5.0	5.25	
Driver Supply Voltage	V _{DD2}		15		70	
High-Level Input Voltage	Vін		2.7		V _{DD1}	
Low-Level Input Voltage	VIL		0		0.6	
Driver Output Current	Іон2				-24	

Recommended Operating Range (T_A = -40 to +85°C, Vss1 = Vss2 = 0 V)

OL2

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
High-Level Output Voltage	VOH1	Logic, Іон1 = –1.0 mA	0.9 Vdd1		V _{DD1}	V
Low-Level Output Voltage	Vol1	Logic, IoL1 = 1.0 mA	0		0.1 VDD1	V
High-Level Output Voltage	VOH21	O1 to O96, Iон2 = -0.52 mA	69			V
	VOH22	О1 to О96, Iон2 = -5.2 mA	65			V
Low-Level Output Voltage	VOL21	O1 to O96, IOL2 = 1.6 mA			1.0	V
	Vol22	O1 to O96, IOL2 = 13 mA			10	V
Input Leakage Current	lı.	V1 = VDD1 Or VSS1			±1.0	μA
High-Level Intput Voltage	VIH	V _{DD1} = 4.75 to 5.25 V	2.7		V _{DD1}	V
Low-Level Input Voltage	VIL	V _{DD1} = 4.75 to 5.25 V	0		0.6	V
Static Current Dissipation	IDD11	Logic, $T_A = -40$ to $+85^{\circ}C$			500	μA
		Logic, T _A = 25°C			300	μA
	IDD12	Logic, $T_A = -40$ to $+85^{\circ}C$			10 ^{Note}	mA
		Logic, T _A = 25°C			10 ^{Note}	mA
	IDD2	Driver, $T_A = -40$ to +85°C			1000	μA
		Driver, T _A = 25°C			100	μA

Electrical Characteristics (TA = 25°C, VDD1 = 5.0 V, VDD2 = 70 V, VSS1 = VSS2 = 0 V)

Note When input all input high-level (VIH = 2.7 V to VDD1, but both R,/L and IBS pin are fixed by VI = VSS1 or VDD1)

Switching Characteristics (TA = 25°C, VDD1 = 5.0 V, VDD2 = 70 V, VSS1 = VSS2 = 0 V, Logic CL = 15 pF,

	Driver	C∟ = 50 pF, tr = t _f = 6.0 ns)				
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Propagation Delay Time	tPHL1	$CLK \uparrow \to A/B$			34	ns
	tPLH1				34	ns
	tPHL2	/LE $\downarrow \rightarrow$ O1 to O96			220	ns
	tPLH2				220	ns
	tPHL3	/HBLK \rightarrow O1 to O96			205	ns
	t PLH3				205	ns
	tPHL4	/LBLK \rightarrow O1 to O96			200	ns
	tPLH4				200	ns
	t PHZ	$HZ \rightarrow O_1$ to O_{96} ,			340	ns
	tрzн	RL = 10 kΩ			220	ns
	t PLZ				340	ns
	t PZL				220	ns
Rise Time	tт∟н	O1 to O96			220	ns
	t tlz	O1 to O96,			3	μs
	tтzн	R∟ = 10 kΩ			220	ns
Fall Time	tтн∟	O1 to O96			350	ns
	tтнz	O1 to O96,			3	μs
	t⊤z∟	RL = 10 kΩ			350	ns
Maximum Clock Frequency	fmax.	Data latch, duty = 50%	40			MHz
		Cascade connection, duty = 50%	25			MHz
Input Capacitance	Cı				15	pF

Timing Requirement (T_A = -40 to +85°C, V_{DD1} = 4.75 to 5.25 V, V_{SS1} = V_{SS2} = 0 V, tr = t_f = 6.0 ns)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Clock Pulse Width	PWclk(H)		12			ns
	PWCLK(L)					
Latch Enable Pulse Width	PW/LE(H)		12			ns
	PW/LE(L)					
Blank Pulse Width	PW/BLK	/HBLK, /LBLK	600			ns
HZ Pulse Width	PW _{HZ}	$R_L = 10 \ k\Omega$	3.3			μs
/CLR Pulse Width	PW/clr		12			ns
Data Setup Time	t SETUP		4			ns
Data Hold Time	t HOLD		6			ns
Latch Enable Time	t/LE1		12			ns
	t/LE2		12			ns
/CLR Timing	t/clr		6			ns

* Switching Characteristics Waveform (1/3)



★ Switching Characteristics Waveform (2/3)



NEC

★ Switching Characteristics Waveform (3/3)



NOTES FOR CMOS DEVICES

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

NEC

Reference Documents

NEC Semiconductor Device Reliability/Quality Control System (C10983E) Quality Grades On NEC Semiconductor Devices (C11531E)

- The information in this document is current as of September, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of customer's equipment shall be done under the full
 responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
 parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades: "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.

(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).