

MOS INTEGRATED CIRCUIT μ **PD16682**

1/65 DUTY LCD CONTROLLER/DRIVER WITH ON-CHIP RAM

DESCRIPTION

The μ PD16682 is a LCD controller/driver that includes enough RAM capacity to drive full-dot LCD. Each chip can drive a full-dot LCD consisting of up to 132 x 65 dots.

This chip is suitable for cellular phones, Japanese or Chinese-language pagers, and other devices that display Japanese or Chinese characters using either 16 x 16 or 12 x 12 dots per character.

FEATURES

- LCD controller/driver with on-chip display RAM
- Able to operate using +3-V single power supply
- On-chip booster circuit: switchable between 3x and 4x modes
- RAM for dot displays: 132 x 65 bits
- Outputs : 132 segments, 65 commons
- Serial or 8-bit parallel data inputs (switchable between 80 series and 68 series MPUs)
- On-chip divider resistor
- Selectable bias settings (can be set as 1/9 bias or 1/7 bias)
- On-chip oscillation circuit

ORDERING INFORMATION

Part number	Package
μ PD16682W-xxx ^{Note}	Wafer
μ PD16682P-xxx ^{Note}	Chip
μ PD16682N-xxx ^{Note} -051	Standard TCP (output OLB: 0.15-mm pitch), for evaluation

Note The following four temperature gradients can be selected.

-001: -0.05 % / °C -002: -0.1 % / °C -003: -0.15 % / °C -004: 0 % / °C

Remark Purchasing the above chip/wafer entails exchange of documents such as a separate memorandum or product quality, so please contact one of our sales representative.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.



Vr

HPM

 V_{LC1}

VLC2 VLC3 VLC4 VLC5

 V_{DD2} IRS

 V_{LCD}

Ν

<u>.</u>

BLOCK DIAGRAM

132

132

132 bits latch

132 x 65 bits

μ PD16682

2. PIN CONFIGURATION (Pad Layout)

Chip Size: 2.66 mm x 9.84 mm



Table 2–1. Pad Layout (1/3)											
Pad No.	Pad Name	X [μ m]	Υ [μ m]	Pad Type	Pad No.	Pad Name	X [μ m]	Υ [μ m]	Pad Type		
1	DUMMY1	-3804	-1198	С	59	VLC2	1448	-1198	В		
2	FRS	-3682	-1198	В	60	VLC2	1538	-1198	В		
3	FR	-3592	-1198	В	61	VLC3	1628	-1198	В		
4	CL	-3502	-1198	В	62	VLC3	1718	-1198	В		
5	/DOF	-3412	-1198	В	63	VLC4	1808	-1198	В		
6	TESTOUT	-3322	-1198	В	64	VLC4	1898	-1198	В		
7	Vss'	-3232	-1198	В	65	VLC5	1988	-1198	В		
8	/CS1	-3142	-1198	В	66	VLC5	2078	-1198	В		
9	CS2	-3052	-1198	В	67	Vss'	2168	-1198	В		
10	V _{DD} '	-2962	-1198	B	68	Vss'	2258	-1198	B		
11	/RES	-2872	-1198	B	69	TEST1	2348	-1198	B		
12	A0	-2782	-1198	B	70	TEST2	2438	-1198	B		
13	Vss'	-2692	-1198	B	71	TEST3	2528	-1198	B		
14	/WR(R,/W)	-2602	-1198	B	72	TEST4	2618	-1198	B		
14	/WR(R,/W) /RD(E)	-2512	-1198	B	72	TEST5	2018	-1198	B		
				-							
16	Vdd'	-2422	-1198	B	74	VDD'	2798 2888	-1198	B		
17	D ₀	-2332	-1198	В	75	M,/S		-1198	B		
18	D1	-2242	-1198	B	76	CLS	2978	-1198	B		
19	D2	-2152	-1198	В	77	Vss'	3068	-1198	B		
20	D ₃	-2062	-1198	В	78	C86	3158	-1198	В		
21	D4	-1972	-1198	В	79	P,/S	3248	–1198	В		
22	D₅	-1882	-1198	В	80	VDD'	3338	-1198	В		
23	D ₆ (SCL)	-1792	-1198	В	81	HPM	3428	–1198	В		
24	D7(SI)	-1702	-1198	В	82	Vss'	3518	–1198	В		
25	Vdd	-1612	-1198	В	83	IRS	3608	–1198	В		
26	Vdd	-1522	-1198	В	84	Vdd'	3698	-1198	В		
27	Vdd	-1432	-1198	В	85	DUMMY2	3820	-1198	С		
28	VDD2	-1342	-1198	В	86	DUMMY3	4788	-1032	С		
29	VDD2	-1252	-1198	В	87	COM ₃₁	4788	-940	Α		
30	Vdd2	-1162	-1198	В	88	COM ₃₀	4788	-880	Α		
31	Vdd2	-1072	-1198	В	89	COM ₂₉	4788	-820	Α		
32	VLCD	-982	-1198	В	90	COM ₂₈	4788	-760	Α		
33	VLCD	-892	-1198	В	91	COM ₂₇	4788	-700	Α		
34	VLCD	-802	-1198	В	92	COM ₂₆	4788	-640	Α		
35	Vss	-712	-1198	В	93	COM ₂₅	4788	-580	Α		
36	Vss	-622	-1198	В	94	COM ₂₄	4788	-520	Α		
37	Vss	-532	-1198	В	95	COM ₂₃	4788	-460	A		
38	C1 ⁺	-442	-1198	В	96	COM ₂₂	4788	-400	A		
39	C1 ⁺	-352	-1198	B	97	COM ₂₁	4788	-340	A		
40	C1 ⁻	-262	-1198	B	98	COM ₂₀	4788	-280	A		
40	C_1^-	-172	-1198	B	99		4788	-220	A		
41	C_2^+	-82	-1198	B	100		4788	-160	A		
42	C_2^+	8		B	100		4788	-100			
43	C ₂ C ₂		-1198	В					A		
	C ₂ C ₂	98	-1198	-	102		4788	-40	A		
45		188	-1198	B	103		4788	20	A		
46	C_{3}^{+}	278	-1198	B	104		4788	80	A		
47	C_3^+	368	-1198	B	105		4788	140	A		
48	C ₃ -	458	-1198	В	106		4788	200	A		
49	C3 ⁻	548	-1198	В	107		4788	260	A		
50	Vss'	638	-1198	В	108		4788	320	A		
51	Vdd'	728	-1198	В	109	COM ₉	4788	380	A		
52	Vdd'	818	–1198	В	110	COM8	4788	440	A		
53	Vrs	908	-1198	В	111	COM ₇	4788	500	А		
54	Vrs	998	-1198	В	112	COM ₆	4788	560	А		
55	VR	1088	-1198	В	113	COM ₅	4788	620	Α		
56	VR	1178	-1198	В	114	COM ₄	4788	680	Α		
57	VLC1	1268	-1198	В	115	COM ₃	4788	740	А		
58	VLC1	1358	-1198	В	116	COM ₂	4788	800	Α		

Table 2–1. Pad Layout (1/3)

Pad No.	Pad Name	Χ [μ m]	Υ [μ m]	Pad Type	Pad No.	Pad Name	Χ [μ m]	Υ [μ m]	Pad Type
117	COM ₁	4788	860	A	175	SEG53	750	1198	A
118		4788	920	Α	176	SEG ₅₄	690	1198	Α
119	COMS	4788	980	Α	177	SEG55	630	1198	Α
120	DUMMY4	4788	1073	С	178	SEG ₅₆	570	1198	Α
121	DUMMY5	4023	1198	С	179	SEG57	510	1198	Α
122	SEG ₀	3930	1198	Α	180	SEG ₅₈	450	1198	Α
123	SEG1	3870	1198	Α	181	SEG ₅₉	390	1198	А
124	SEG ₂	3810	1198	Α	182	SEG ₆₀	330	1198	Α
125	SEG ₃	3750	1198	Α	183	SEG ₆₁	270	1198	А
126	SEG ₄	3690	1198	Α	184	SEG ₆₂	210	1198	Α
127	SEG₅	3630	1198	Α	185	SEG ₆₃	150	1198	Α
128	SEG ₆	3570	1198	Α	186	SEG ₆₄	90	1198	Α
129	SEG7	3510	1198	A	187	SEG ₆₅	30	1198	A
130	SEG8	3450	1198	A	188	SEG ₆₆	-30	1198	A
131	SEG ₉	3390	1198	A	189	SEG ₆₇	-90	1198	A
132	SEG10	3330	1198	A	190	SEG ₆₈	-150	1198	A
133	SEG11	3270	1198	A	191	SEG ₆₉	-210	1198	A
133	SEG ₁₂	3210	1198	A	192	SEG70	-270	1198	A
134	SEG ₁₂	3150	1198	A	192	SEG71	-330	1198	A
136	SEG ₁₄	3090	1198	A	193	SEG72	-390	1198	A
130	SEG14 SEG15	3030	1198	A	194	SEG72 SEG73	-390 -450	1198	A
137	SEG ₁₆	2970	1198	A	196	SEG74	-510	1198	A
139	SEG17	2970	1198	A	190	SEG75	-570	1198	A
140	SEG17 SEG18	2850	1198	A	197	SEG76	-630	1198	A
140	SEG18 SEG19	2790	1198	A	198	SEG76 SEG77	_690	1198	A
142	SEG ₂₀	2730	1198	A	200	SEG78	-750	1198	A
143	SEG ₂₁	2670	1198	A	201	SEG79	-810	1198	A
144	SEG ₂₂	2610	1198	A	202	SEG80	-870	1198	A
145	SEG ₂₃	2550	1198	A	203	SEG ₈₁	-930	1198	A
146	SEG ₂₄	2490	1198	A	204	SEG ₈₂	-990	1198	A
147	SEG ₂₅	2430	1198	A	205	SEG83	-1050	1198	A
148	SEG ₂₆	2370	1198	Α	206	SEG ₈₄	-1110	1198	A
149	SEG ₂₇	2310	1198	Α	207	SEG ₈₅	-1170	1198	Α
150	SEG ₂₈	2250	1198	A	208	SEG ₈₆	-1230	1198	A
151	SEG ₂₉	2190	1198	A	209	SEG ₈₇	-1290	1198	A
152	SEG ₃₀	2130	1198	A	210	SEG88	-1350	1198	A
153	SEG31	2070	1198	A	211	SEG89	-1410	1198	A
154	SEG ₃₂	2010	1198	A	212	SEG90	-1470	1198	A
155	SEG ₃₃	1950	1198	A	213	SEG91	–1530	1198	Α
	SEG ₃₄	1890	1198	А		SEG ₉₂	-1590	1198	А
157	SEG35	1830	1198	A	215	SEG93	-1650	1198	A
158	SEG ₃₆	1770	1198	А	216	SEG ₉₄	–1710	1198	А
159	SEG ₃₇	1710	1198	Α	217	SEG ₉₅	-1770	1198	Α
160	SEG ₃₈	1650	1198	Α	218	SEG ₉₆	-1830	1198	Α
161	SEG ₃₉	1590	1198	Α	219	SEG ₉₇	-1890	1198	А
162	SEG ₄₀	1530	1198	А	220	SEG ₉₈	-1950	1198	Α
163	SEG ₄₁	1470	1198	А	221	SEG ₉₉	-2010	1198	А
164	SEG ₄₂	1410	1198	Α	222	SEG100	-2070	1198	Α
165	SEG ₄₃	1350	1198	Α	223	SEG101	-2130	1198	Α
166	SEG44	1290	1198	Α	224	SEG102	-2190	1198	Α
167	SEG ₄₅	1230	1198	Α	225	SEG103	-2250	1198	Α
168	SEG ₄₆	1170	1198	Α	226	SEG104	-2310	1198	Α
169	SEG ₄₇	1110	1198	Α	227	SEG105	-2370	1198	Α
170	SEG ₄₈	1050	1198	Α	228	SEG106	-2430	1198	Α
171	SEG ₄₉	990	1198	A	229	SEG107	-2490	1198	A
172	SEG ₅₀	930	1198	A	230	SEG108	-2550	1198	A
173	SEG ₅₁	870	1198	A	231	SEG109	-2610	1198	A
174	SEG ₅₂	810	1198	A	232	SEG110	-2670	1198	A

Table 2–1. Pad Layout (2/3)

Pad No.	Pad Name	Χ [μ m]	Υ [<i>μ</i> m]	Pad Type
233	SEG111	-2730	1198	A
234	SEG112	-2790	1198	Α
235	SEG113	-2850	1198	Α
236	SEG114	-2910	1198	Α
237	SEG115	-2970	1198	Α
238	SEG116	-3030	1198	Α
239	SEG117	-3090	1198	А
240	SEG118	-3150	1198	А
241	SEG119	-3210	1198	А
242	SEG ₁₂₀	-3270	1198	Α
243	SEG ₁₂₁	-3330	1198	А
244	SEG ₁₂₂	-3390	1198	Α
245	SEG ₁₂₃	-3450	1198	А
246	SEG ₁₂₄	-3510	1198	А
247	SEG ₁₂₅	-3570	1198	Α
248	SEG ₁₂₆	-3630	1198	А
249	SEG127	-3690	1198	А
250	SEG ₁₂₈	-3750	1198	Α
251	SEG ₁₂₉	-3810	1198	А
252	SEG ₁₃₀	-3870	1198	Α
253	SEG131	-3930	1198	Α
254	DUMMY6	-4022	1198	С
255	DUMMY7	-4788	1032	С
256	COM ₃₂	-4788	940	Α
257	COM ₃₃	-4788	880	А
258	COM ₃₄	-4788	820	Α
259	COM35	-4788	760	Α
260	COM ₃₆	-4788	700	А
261	COM ₃₇	-4788	640	А
262	COM ₃₈	-4788	580	Α
263	COM ₃₉	-4788	520	А
264	COM ₄₀	-4788	460	Α
265	COM ₄₁	-4788	400	А
266	COM ₄₂	-4788	340	Α
267	COM ₄₃	-4788	280	Α
268	COM44	-4788	220	А
269	COM ₄₅	-4788	160	Α
270	COM ₄₆	-4788	100	Α
271	COM47	-4788	40	A
272	COM ₄₈	-4788	-20	А
273	COM ₄₉	-4788	-80	Α
274	COM ₅₀	-4788	-140	А
275	COM ₅₁	-4788	-200	Α
276	COM ₅₂	-4788	-260	А
277	COM ₅₃	-4788	-320	A
278	COM ₅₄	-4788	-380	А
279	COM55	-4788	-440	Α
280	COM ₅₆	-4788	-500	А
281	COM ₅₇	-4788	-560	А
282	COM ₅₈	-4788	-620	А
283	COM ₅₉	-4788	-680	А
284		-4788	-740	A
285	COM ₆₁	-4788	-800	A
286	COM62	-4788	-860	A
287	COM ₆₃	-4788	-920	A
288	COMS	-4788	-980	A
289	DUMMY8	-4788	-1073	C

Table 2–1.	Pad Layout	(3/3)
------------	------------	-------

Remark Pad Type A:

Pad size(Al): 47 x 105 μ m²(TYP.) Bump size: 35 x 92.5 μ m²(TYP.) Bump height: 17 μ m(TYP.) Pad Type B:

Pad size(Al): 75 x 105 μ m²(TYP.) Bump size: 67 x 92.5 μ m²(TYP.)

Bump height: 17 μ m(TYP.)

Pad Type C:

Pad size(Al): 118 x 105 μ m²(TYP.) Bump size: 110 x 92.5 μ m²(TYP.) Bump height: 17 μ m(TYP.)

3. PIN DESCRIPTIONS

3.1 Power Supply System Pins

Pin Symbol	Pin Name	Pad No.	I/O	Function Description
Vdd	Logic power supply pins	25 to 27	—	Power supply pins for logic. Apply the logic power supply voltage from an external source.
Vdd2	Booster circuit power supply pins	28 to 31	—	Power supply pins for booster circuit. Apply the booster circuit power supply voltage from an external source.
Vss	Logic/driver ground pins	35 to 37	—	Ground pins for logic and driver circuit. Connect these pins to an external ground.
Vlcd	Driver power supply pins	32 to 34	_	Power supply pins for driver. Output pins for internal booster circuit. Connect a $1-\mu$ F capacitor for boosting between these pins and the GND pins. If not using the internal booster circuit, a direct driver power supply can be input.
Vdd'	Power supply pins for fixed mode pins	10,16,51, 52,74,80, 84	—	These power supply pins are used to set the mode pins as fixed.
Vss'	Ground pins for fixed mode pins	7,13,50, 67,68,77, 82	_	These ground pins are used to set the mode pins as fixed.
VLC1 to VLC5	Reference power supply pins for driver	57 to 66	—	These are reference power supply pins for the LCD driver. Connect a smoothing capacitor if an internal bias has been selected.
C1 ⁺ , C1 ⁻ C2 ⁺ , C2 ⁻ C3 ⁺ , C3 ⁻	Capacitor connection pins	38 to 49	_	These are capacitor connection pins for the booster circuit. Connect a $1-\mu$ F capacitor.

3.2 Logic System Pins (1/2)

Pin Symbol	Pin Name	Pad No.	I/O	Function Description
P,/S	Select data input	79	Input	This pin is used to select between parallel data input and serial data input. P,/S = H: Parallel data input P,/S = L: Serial data input This setting cannot be switched after power-on. For details, see
/CS1,CS2	Chip select	8,9	Input	 5. DESCRIPTION OF FUNCTIONS. These pins are used for the chip select signal. When /CS1 = L and CS2 = H, this signal is active and can be used for I/O of data and commands.
/RD(E)	Read (enable)	15	Input	 When connected to 80 series MPU : active low This pin connects the 80 series MPU's RD signal. Data bus output status is set when this signal is low. When connected to 68 series MPU : active high It is used as the enable clock input pin for the 68 series MPU.
/WR(R,/W)	Write (read/write)	14	Input	 When connected to 80 series MPU: active low When connects the 80 series MPU's /WR signal. Signals on the data bus are latched at the rising edge of the /WR signal. When connected to 68 series MPU This pin is an input pin for read/write control signals. R,/W = H : Read R,/W = L : Write
C86	Interface select	78	Input	This pin is used to select the MPU interface. C86 = H : 68 series MPU interface C86 = L : 80 series MPU interface
D₀ to D₅	Data bus	17 to 22	Input /Output	When used with a parallel interface, these pins correspond to data bus bits D_0 to D_5 . When used with a serial interface, they are pulled down internally.
D6 (SCL)	Data bus/serial clock	23	Input /Output	When used with a parallel interface, this pin corresponds to data bus bit D ₆ . When used with a serial interface, it is a serial clock input pin.
D7 (SI)	Data bus/serial data input	24	Input /Output	When used with a parallel interface, this pin corresponds to data bus bit D7. When used with a serial interface, it is a serial data input pin.
AO	Data command	12	Input	This pin is connected to the LSB in the ordinary MPU address bus to distinguish between data and commands. A0 = H : Indicates that display data exists in bits D ₀ to D ₇ . A0 = L : Indicates that display control commands exist in bits D ₀ to D ₇ .
TESTout	Test output	6	Output	This pin is used as a test output. Leave this pin open when used for this purpose.
/RES	Reset	11	Input	This pin is used to perform an internal reset when at low level.
CLK	Clock select	76	Input	This pin is used to select the valid/invalid setting for the display clock's on-chip oscillation circuit. CLS = H : On-chip oscillation circuit is valid CLS = L : On-chip oscillation circuit is invalid (external input) When CLS = L, a display clock is input via the CL pin.

3.2 Logic System Pins (2/2)

				1							
Pin Symbol	Pin Name	Pad No.	I/O	Function Description							
FR	Frame signal	3	Input		is used	as an I/	O pin for	the LCE	o's AC co	onversio	n
			/Output	signal.							
				This pin is used (along with the FRS pin) for the static drive.							/e.
FRS	Static signal	2	Output	This pin	is used	as an o	utput pin	for the s	static driv	/e.	
				This pin	is used	(along v	vith the F	FR pin) fo	or the sta	atic drive	
M,/S	Master/Slave	75	Input	•				or slave	•		
				-	-			CD are o		-	
					nd are ir CD bloc		ng slave	mode to	ensure	synchro	nizatior
						ter opera	ation mo	de			
						e operati					
								on the sta	atus of th	ne M./S a	and
				CLS pin	-	,				- ,	
				M,/S	CLS	Oscillation	Power	CL	FR	FRS	/DOF
						Circuit	supply				
							circuit				
				н	Н	Valid	Valid	Output	Output	Output	Outpu
					L	Invalid	Valid	Input	Output	Output	Output
				L	Н	Invalid	Invalid	Input	Input	Hi-Z	Input
					L	Invalid	Invalid	Input	Input	Hi-Z	Input
CL	Display clock input	4	Input	This pin	is used			ock I/O			
-			/Output					e M,/S a			
			/	M,/S	CLS	CL	Ī				
				н	Н	Output					
					L	Input					
				L	H						
						Input					
					L	Input	<u> </u>				
							naster or	slave m	ode, cor	nect it to	o the
/DOF	Blink control	5	Input		onding (ol blinkir	ng in the			
/DOF	Blink control	5	Input /Output		H : Out			ig in the	LCD.		
			/Output		L : Inpu						
							naster or	slave m	ode. cor	nect it to	o the
					-	DOF pin		olare III	000, 00.		
НРМ	Power supply circuit	81	Input	This pin	is used	as a po	wer cont	rol pin of	the pow	er suppl	y circui
	select pin for LCD driver			for the L	CD driv	er.					
				HPM =	H : Nor	mal moo	de				
				HPM =	L : Higl	n-power	mode				
IRS	Select pin for VLC1	83	Input			to selec	t the res	istor that	t is used	to regula	ate the
	regulating resistor				-						
						ct on-chi	•		T b = 1/		
								resistor.		-	e IS
				U		•		external of			tod via
								ot be sel and. Ins			
					ne settin					5 pi	
TEST1 to	Test pins	69 to 71	Input			0	C tests.	Normall	y, these	pins sho	uld be
TEST3				left oper							
TEST4,TEST5	Test pins	72,73	Output	These a	re test p	oins for l	C tests.	Normall	y, these	pins sho	uld be
				left oper	n.						

3.3 Driver System Pins

Pin Symbol	Pin Name	Pad No.	I/O	Function Description
SEG ₀ to SEG ₁₃₁	Segment	122 to 253	Output	Segment output pins
COM ₀ to COM ₆₃	Common	87 to 118, 256 to 287	•	Common output pins
COMS	Indicator common	288	Output	Common output pins for indicator The same signal is output from pin 2.
Vrs	Op amp inputs	53,54	Input	These are input pins for the op amp that regulates the LCD driver voltage. Leave the V _{RS} pin open when using the on-chip power supply.
Vr	*	55,56		When not using the on-chip power supply, a reference voltage V_{REG} must be input. When using an external power supply, connect the VR pin to a resistor used to regulate the LCD voltage.
DUMMY1 to DUMMY5	Dummy pins	1,85,86, 120,121		Since these pins are not connected to any internal circuits, they should be left open when they are not being used.

4. PIN I/O CIRCUITS AND RECOMMENDED CONNECTION OF UNUSED PINS

The input/output circuit type of each pin and recommended connection of unused pins are shown in the following table.

Pin Name	I/O	Recommended Connection of Unused Pins	Notes
P,/S	Input	Mode setting pin	1
/CS1	Input	Connect to Vss	
CS2	Input	Connect to VDD	
/RD(E)	Input	Connect to VDD (80 series interface),	
		connect to V _{DD} or V _{SS} (serial interface)	
/WR (R,/W)	Input	Connect to VDD or Vss (serial interface)	
C86	Input	Mode setting pin	1
D₀ to D₅	Input/Output	Leave open (when using serial interface)	4
D ₆ (SCL)	Input/Output		
D7 (SI)	Input/Output		
A0	Input	Data/command setting pin	2
TESTOUT	Output	Leave open	
/RES	Input	Connect to VDD	
CLS	Input	Mode setting pin	1
FR	Input/Output	Leave open (when using master mode, M,/S = H)	
FRS	Output	Leave open	
/DOF	Input/Output	Leave open (when using master mode, M,/S = H)	
M,/S	Input	Mode setting pin	1
CL	Input/Output	Display clock	3
НРМ	Input	Mode setting pin	1
IRS	Input	Mode setting pin	1
TEST1	Input	Leave open	4
TEST2	Input	Leave open	4
TEST3	Input	Leave open	4
TEST4	Output	Leave open	
TEST5	Output	Leave open	

Notes 1. Connect to VDD or Vss according to the selected mode.

- 2. Input microcontroller output from VDD or Vss according to the selected register.
- 3. This pin is an output when M/S = H and CLS = H but should otherwise be used to input the display clock.
- 4. These pins are pulled down to Vss in the IC.

5. DESCRIPTION OF FUNCTIONS

5.1 MPU Interface

5.1.1 Select interface type

The μ PD16682 transfers data either via an 8-bit bidirectional data bus (D7 to D0) or via a serial data input (SI). The P,/S pin can be set to either high or low levels to select 8-bit parallel data input or serial data input, as shown in the table below.

P,/S	/CS1	CS2	A0	/RD	/WR	C86	D7	D ₆	D5 - D0
H: Parallel input	/CS1	CS2	A0	/RD	/WR	C86	D7	D ₆	D5 -D0
L: Serial input	/CS1	CS2	A0	Note 1	Note 1	Note1	SI	SCL	Note2

Notes 1. Fix this pin as either H or L.

2. High impedance

5.1.2 Parallel interface

If the parallel interface has been selected (P,/S = H), setting the C86 pin either high or low determines whether to connect directly to the 80 series MPU or the 68 series MPU, as shown in the table below.

P,/S	/CS1	CS2	A0	/RD	D7 - D0
H: 68 series MPU bus	/CS1	CS2	A0	E	D7 - D0
L: 80 series MPU bus	/CS1	CS2	A0	/RD	D7 - D0

The data bus signal can be identified according to the combination of A0, /RD(E), and /WR (R,/W) signals, as shown in the table below.

Common	68 Series	80 Series		Function
A0	R,/W	/RD /WR		
н	Н	L	Н	Read display data
н	L	Н	L	Write display data
L	Н	L	Н	Read status
L	L	Н	L	Write control data (command)

(1) 80 Series Parallel Interface

When 80 series parallel data transfer has been selected, data is written to the μ PD16682 at the rising edge of the /WR signal. The data is output to the data bus when the /RD signal is L.





(2) 68 Series Parallel Interface

When 68 series parallel data transfer has been selected, data is written at the falling edge of the E signal when the R,/W signal is L. During the data read operation, the data bus enters the output status when the R,/W signal is H, outputs valid data at the rising edge of the E signal, and enters the high-impedance state at the falling edge of the R,/W signal (R,/W = L)





5.1.3 Serial interface

NEC

If the serial interface has been selected (P,/S = L) and if the chip is in the active state (/CS1 = L and CS2 = H), both serial data input (SI) and serial clock input (SCL) can be received. The serial interface includes an 8-bit shift register and a 3-bit counter. Serial data is captured at the rising edge of the serial clock and is clocked in via the serial data input pins in sequence from D₇ to D₀. At the rising edge of the eighth serial clock, data is converted to 8-bit parallel data.

Input via the A0 pin can be used to determine whether the input serial data is display data or a command (display data when A0 = H, command when A0 = L). The timing for reading and identifying input via A0 occurs at the rising edge of the "eighth x n" serial clock once the chip's status is active.

A serial interface signal chart is shown below.

Figure 5–3. Serial Interface chart



Remarks1. When the chip's status is inactive, the shift register and counter are both reset to their initial values.

2. Data cannot be read when using the serial interface.

3. For the SCL signal, caution is advised concerning the wire's terminating reflection and noise from external sources. We recommend to check the operation on the actual equipment.

5.1.4 Chip select

The μ PD16682 has two chip select pins (/CS1 and CS2). The MPU interface or serial interface can be used only when /CS1 = L and CS2 = H.

When the chip select pin is inactive, D_7 to D_0 are set to high impedance (invalid) and input of A0, /RD, or /WR is invalid. If the serial interface has been selected, the shift register and counter are both reset.

5.1.5 Display data RAM and internal register access

Access to the μ PD16682 from the MPU supports high-speed data transfers since the cycle time (tcyc) is met and there is no need for wait time.

When data transfer occurs between the μ PD16682 and the MPU, the data is held in a bus holder belonging to the internal data bus and is written to the display data RAM before the next data write cycle. When the MPU reads the contents of the display data RAM, the data read during the first data read cycle (dummy cycle) is first held in the bus holder and is read from the bus holder to the system bus during the next data read cycle.

Note with caution that, due to constraints on the read sequence for the display data RAM, when the address is set, the data is not output from the address specified by the next read command but rather is output to the address specified during the second data read operation. Consequently, one dummy read operation is strictly required after setting an address or after a write cycle. Figure 5–4 illustrates this situation.



Figure 5–4. Write and Read Operations

Data Sheet S13368EJ4V0DS

6. DISPLAY DATA RAM

6.1 Display Data RAM

This is the RAM that is used to store the display's dot data. The RAM configuration is 65 (8 pages x 8 bits + 1) x 132 bits. Any specified bit can be accessed by selecting the corresponding page address and column address.

As is shown in Figure 6–1 below, the display data (D_7 to D_0) from the MPU corresponds to the common direction in the LCD, so that if a multiple set of μ PD16682 chips is used, there are fewer constraints on transfers of display data and relatively more freedom for display configurations.

The MPU accesses the display data RAM for read/write operations via the I/O buffer, and these operations are independent of the LCD driver signal read operations. Therefore, there are absolutely no adverse effects (such as flicker) in the display when display data RAM is accessed asynchronously in relation to the LCD contents.

Figure 6–1. LCD Data and LCD Display





	LCD display												
COM ₀													
COM ₁													
COM ₂													
COM ₃													
COM ₄													

6.2 Page Address Circuit

The page address set command specifies the page address in the display data RAM, as is shown in Figure 6–2. To access a different page, simply specify a different page address using this command.

Page address 8 (D_3 , D_2 , D_1 , D_0 = 1,0,0,0) is a RAM area that is used exclusively for indicator, so only display data D_0 is valid.

6.3 Column Address Circuit

The column address set command specifies the column address in the display data RAM, as is shown in Figure 6–2. The specified column address is incremented each time a display data read or write command is input, so the MPU is able to successively access display data.

Incrementation of the column address stops at 83H. The column address and page address are mutually independent, which means that to switch from column 83H on page 0 to column 00H on page 1, both the page address and column address must be separately specified again.

Also, as is shown in Table 6–1, the ADC command (segment driver direction select command) can be used to invert the correspondence between the display data RAM's column address and segment output. This reduces the number of IC layout constraints that are imposed when setting up the LCD module.

Table 6–1. Relation between Display Data RAM Column Address and Segment Output

SEG Ou	utput	SEG₀				SEG131
ADC	"0"	00H	\rightarrow	Column Address	\rightarrow	83H
(D ₀)	"1"	83H	\leftarrow	Column Address	\leftarrow	00H

6.4 Line Address Circuit

NEC

As is shown in Figure 6–2, the line address circuit specifies the line address that corresponds to a COM output for displaying the contents of display data RAM. The display start line address set command usually specifies the highest line in the display (corresponding to the COM₀ output when in normal mode or the COM₆₃ output when in inverted mode). Thus, there are 65 lines in the direction of incrementation of line address starting from the specified display start line address.

The screen can be scrolled by dynamically changing the line address via the display start line address set command.





Note COMS accesses the 65th line regardless of the display start line address.

Data Sheet S13368EJ4V0DS

6.5 Display Data Latch Circuit

The display data latch circuit is used for temporary storage of display data that has been output to the LCD driver circuit from the display data RAM.

The commands that are used to set normal/inverted display modes, display ON/OFF status, and display all ON/OFF status are commands that control data in this latch so that there is no modification of the data in the display data RAM.

7. OSCILLATION CIRCUIT

This is a CR-type oscillation circuit that generates the display clock. The oscillation circuit is valid only when CLS = H. When CLS = L, oscillation is stopped and the display clock is input via the CL pin.

8. DISPLAY TIMING GENERATOR

The display timing generator generates timing signals from the display clock to the line address circuit and the display data latch circuit. Display data is latched into the display data latch circuit in synch with the display clock and is output via segment driver output pins. Reading of the display data is completely independent of the MPU's accessing of the display data RAM. Consequently, there are no adverse effects (such as flicker) on the LCD panel even when the display data RAM is accessed asynchronously in relation to the LCD contents.

The internal common timing and LCD's AC conversion signal (FR) are both generated from the display clock. As is shown in Figure 8–1, a drive waveform based on the two-frame AC drive method is generated for the LCD driver circuit.

If a multiple set of μ PD16682 chips is used, the display timing signals (FR, CL, and /DOF) for the slave side must be supplied from the master side.

	Operation Mode					
Master (M,/S = H)	On-chip oscillation circuit is valid (CLS = H)	Output	Output	Output		
	On-chip oscillation circuit is invalid (CLS = L)	Output	Input	Output		
Slave (M,/S = L)	On-chip oscillation circuit is invalid (CLS = H)	Input	Input	Input		
	On-chip oscillation circuit is invalid (CLS = L)	Input	Input	Input		



Figure 8–1. Drive Waveform when Using Two-Frame AC Drive Method

Data Sheet S13368EJ4V0DS

9. COMMON OUTPUT STATUS SELECT CIRCUIT

With the μ PD16682, the common output status select command can be used to set the scan direction for COM outputs (see Table 9–1). As a result, there are fewer IC layout constraints when setting up the LCD module.

Status	COM	Scan Direction	
Normal (forward)	COM₀	\rightarrow	COM ₆₃
Inverted (reverse)	COM ₆₃	\rightarrow	COMo

 Table 9–1.
 Setting of Scan Direction for COM Outputs

10. POWER SUPPLY CIRCUIT

10.1 Power Supply Circuit

The power supply circuit, which supplies the voltage needed to drive the LCD, includes a booster circuit, voltage regulator circuit, and voltage follower circuit.

The power control set command is used to control the ON/OFF status of the power supply circuit's booster circuit, voltage regulator circuit (V regulator circuit), and voltage follower circuit (V/F circuit). This makes it possible to jointly use an external power supply along with certain functions of the on-chip power supply. Table 10–1 shows the function that controls the 3-bit data in the power control set command and Table 10–2 shows a reference chart of combinations.

Table 10–1.	Control Values S	Set to Bits in Power	Control Set Command
-------------	-------------------------	----------------------	---------------------

	Item	Status			
		Н	L		
D2	Booster circuit control bit	ON	OFF		
D1	Voltage regulator circuit control bit	ON	OFF		
Do	Voltage follower circuit control bit	ON	OFF		

Use Status	D2	D1	Do	Booster Circuit	V Regulator Circuit	V/F Circuit	External Power Supply Input	Booster- related Pin
<1> Use on-chip power supply	Н	Н	н	0	0	0	Vdd2	Used
<2> Use V regulator circuit and V/F circuit only	L	Н	Н	×	0	0	VLCD	Open
<3> Use V/F circuit only	L	L	Н	×	×	0	VLC1	Open
<4> Use External power supply only	L	L	L	×	×	×	Vlc1 to Vlc5	Open

 Table 10–2.
 Reference Chart of Combinations

Remarks 1. The booster-related pins are indicated as pins C_1^+ , C_1^- , C_2^- , C_3^- , and C_3^- .

2. Although combinations other than those shown above are possible, they have no practical uses and therefore cannot be recommended.

10.2 Booster circuit

NEC

3x and 4x booster circuits have been incorporated in chip to generate the current driving the LCD.

When using the internal power supply, connect the booster-related capacitor between C_1^+ and C_1^- , C_2^+ and C_2^- , and C_3^+ and C_3^- . Also, connect the level stabilization-related capacitor between V_{LCD} and V_{SS} and set D_2 high to boost the potential between V_{DD2} and V_{SS} from 3 to 4 times.

Since the booster circuit uses signals from the internal oscillation circuit, the oscillation circuit must be operating. The relation between the boosted voltage and the potential is described below.

The C_1^+ , C_1^- , C_2^+ , C_2^- , C_3^+ , C_3^- , and V_{DD2} pins all relate to the booster circuit, so the wire impedance should be minimized.



Figure 10–1. 3x and 4x Booster Circuits

Caution When set to 3x boost mode, connect booster-related capacitors between C_2^- and C_3^+ and between C_1^+ and C_1^- .

10.3 Voltage Regulator Circuit

The boost voltage that was generated at V_{LCD} is output via the voltage regulator circuit as the LCD drive voltage V_{LC1}. Since the μ PD16682 has a 64-level electronic volume function and an on-chip resistor for V_{LC1} voltage regulation, various components can be used to configure a highly accurate voltage regulator circuit.

10.3.1 Use of on-chip resistor for VLC1 voltage regulation

The on-chip resistor for V_{LC1} voltage regulation and the electronic volume function can be used to regulate the darkness of the LCD contents, not only by adding an external resistor but also by controlling the LCD drive voltage V_{LC1} by using commands only. The V_{LC1} voltage can be determined using equation 10–1 as within the range of V_{LC1} < V_{LCD}.

Equation 10-1.

$$V_{LC1} = (1 + \frac{Rb}{Ra})V_{EV}$$

The equation for determining VEV varies according to the product code (temperature gradient).

$$V_{EV} = \frac{162}{203} (1 - \frac{\alpha}{162}) V_{REG} (-001 \text{ code}, -0.05\% / °C)$$
$$V_{EV} = \frac{162}{178} (1 - \frac{\alpha}{162}) V_{REG} (-002 \text{ code}, -0.1\% / °C)$$
$$V_{EV} = (1 - \frac{\alpha}{162}) V_{REG} (-003 \text{ code}, -0.15\% / °C)$$
$$V_{EV} = \frac{162}{236} (1 - \frac{\alpha}{162}) V_{REG} (-004 \text{ code}, 0\% / °C)$$



 V_{REG} is the IC's internal constant voltage source, whose voltage values (at $T_A = 25^{\circ}C$) are listed in Table 10–3 below.

Table 10-3. VREG

Product Code	Temperature Gradient (%/°C)	Vreg (V)		
-001	-0.05	2.08		
-002	-0.1	1.84		
-003	-0.15	1.62		
-004	0	2.39		

Given α as the electronic volume command value, when data is set to the 6-bit electronic volume register, one of 64 statuses is set. Values for α corresponding to various electronic volume register settings are listed in Table 10–4 below.

D₅	D4	D3	D2	D1	Do	α
0	0	0	0	0	0	63
0	0	0	0	0	1	62
0	0	0	0	1	1	61
0	0	0	0	1	1	60
:	:	:	:	:		:
1	1	1	1	0	1	2
1	1	1	1	1	0	1
1	1	1	1	1	1	0

Table 10-4. α Values Determined by Electronic Volume Register Settings

Rb/Ra is an on-chip resistance factor used for the V_{LC1} voltage regulator. This factor can be controlled among eight levels using the V_{LC1} voltage regulator resistance factor set command. Table 10–5 lists reference values for (1+Rb/Ra) which are set when 3-bit data is set to the V_{LC1} voltage regulator resistance factor register.

	Reference Value		
D3	D2	D1	
0	0	0	3.5
0	0	1	4.0
0	1	0	4.5
0	1	1	5.0
1	0	0	5.5
1	0	1	6.0
1	1	0	6.5
1	1	1	7.0

Table 10–5. Reference Values for (1 + Rb/Ra)

10.3.2 When using external resistor (not using on-chip resistor for VLc1 voltage regulator)

Instead of using the on-chip resistor for the V_{LC1} voltage regulator (IRS pin = L), resistors (Ra' and Rb') can be added between V_{SS} and V_R and between V_R and V_{LC1} to set the LCD power supply voltage V_{LC1}. In such cases, the electronic volume function can be used to control the LCD power supply voltage V_{LC1} using commands to regulate the darkness of the LCD contents. The V_{LC1} voltage can be determined using equation 10–2 as within the range of V_{LC1} < V_{LCD}.

Equation 10-2.

$$V_{LC1} = (1 + \frac{Rb'}{Ra'})V_{EV}$$

The equation for determining VEV varies according to the product code (temperature gradient).

$$\begin{split} & \mathsf{V}_{\mathsf{EV}} = \frac{162}{203} (1 - \frac{\alpha}{162}) \mathsf{V}_{\mathsf{REG}} \ (\text{-001 code}, -0.05\% \ / \ ^{\circ}\mathsf{C}) \\ & \mathsf{V}_{\mathsf{EV}} = \frac{162}{178} (1 - \frac{\alpha}{162}) \mathsf{V}_{\mathsf{REG}} \ (\text{-002 code}, -0.1\% \ / \ ^{\circ}\mathsf{C}) \\ & \mathsf{V}_{\mathsf{EV}} = (1 - \frac{\alpha}{162}) \mathsf{V}_{\mathsf{REG}} \ (\text{-003 code}, -0.15\% \ / \ ^{\circ}\mathsf{C}) \\ & \mathsf{V}_{\mathsf{EV}} = \frac{162}{236} (1 - \frac{\alpha}{162}) \mathsf{V}_{\mathsf{REG}} \ (\text{-004 code}, 0\% \ / \ ^{\circ}\mathsf{C}) \end{split}$$

VEV (Constant voltage source + electronic volume)



Data Sheet S13368EJ4V0DS

10.4 Op Amp Control for Level Power Supply

The μ PD16682's on-chip power supply circuit is designed for low power consumption (HPM = H). Consequently, display quality may be diminished when a large LCD device or panel is used. In such cases, the display quality can be improved by setting HPM = L (high-power mode). We recommend that you check the actual display quality before deciding whether or not to use high-power mode.

If setting high-power mode still does not sufficiently improve the display quality, the LCD driver's power supply must be provided from an external source.

10.5 Command Sequence for Stepping Down On-chip Power Supply

As shown in the following command sequence, we recommend that you set low power mode and turn off the power before stepping down the on-chip power supply.

	Step	Description		Command Address							
		(Command, Status)	D7	D ₆	D₅	D4	Dз	D2	D1	Do	
	Step1	Display OFF	1	0	1	0	1	1	1	0	Power save command
	Step2	Display all ON	1	0	1	0	0	1	0	1	(compound)
	End	On-chip power supply									
V		OFF									J

10.6 Use Example of Power Supply Circuit

A) 4x boost (normal mode/using on-chip power supply)

B) 3x boost



Note Leave the C_2^+ and C_3^- pins open.

Remark $C_1 = C_2 = C_3 = C_4 = 1.0 \ \mu F$

11. RESET CIRCUIT

In the μ PD16682, when the /RES input is at low level, a reset is executed. The reset (default) settings are described below.

- 1. Display OFF
- 2. Normal display direction
- 3. ADC select: normal direction (ADC command Do =L)
- 4. Power control register: $(D_2, D_1, D_0) = (0, 0, 0)$
- 5. Data cleared from register in serial interface
- 6. LCD power supply bias: 1/9 bias
- 7. Read modify write OFF
- 8. Power save canceled
- 9. SEG/COM output: Vss
- 10. Static indicator OFF

Static indicator register: $(D_2,D_1) = (0,0)$

- 11. Display start line: set to line 1
- 12. Column address: set to address 0
- 13. Page address: set to page 0
- 14. Common output status: Normal
- 15. Canceled mode set for on-chip resistance factor for VLC1 voltage regulator VLC1 voltage regulator resistance factor register (D2,D1,D0) = (0,0,0)
- 16. Canceled mode set for electronic volume register

Electronic volume register: $(D_5, D_4, D_3, D_2, D_1, D_0) = (1, 0, 0, 0, 0, 0)$

- 17. Test mode canceled
- 18. Display all OFF (display all ON/OFF command, Do = L)

Only items 1, 7, and 9 to 18 above are executed when a reset command is used.

12. COMMANDS

The μ PD16682 uses a combination of A0, /RD(E), and /WR(R,/W) to identify data bus signals. Command interpretation and execution is performed using internal timing that does not depend on any external clock.

The 80 series MPU interface activates commands using low pulse input to the /RD pin during read and activates commands using low pulse input to the /WR pin during write. The 68 series MPU interface sets read mode using high-level input to the R,/W pin and sets write mode using low-level input to the R,/W pin. The command is activated using high pulse input to the E pin.

Thus, the 68 series MPU interface differs from the 80 series MPU interface in that /RD(E) is at high level during status read and display data read operations, as is shown in the command descriptions and command table. Command descriptions using an 80 series MPU interface are shown below.

If the serial interface has been selected, data is input sequentially starting from D₇.

12.1 Display ON/OFF

This command specifies the display's ON/OFF status.

A0	E, /RD	R,/W, /WR	D7	D ₆	D₅	D4	D3	D ₂	D1	Do	Setting
0	1	0	1	0	1	0	1	1	1	1	Display ON
										0	Display OFF

Executing the display all ON command while the display is OFF sets power save (low power) mode. For details, see **12.20 Power Save (Compound Command)**.

When the display is OFF, output via all driver outputs (segment and common) is at Vss level.

12.2 Display Start Line Set

This command specifies the address of the display start line in the display data RAM, as was shown in Figure 6–2. The display area extends from the specified line address in the direction of higher line addresses, and includes the number of lines that corresponds to the display duty setting. The display can be smoothly scrolled vertically by using this command to dynamically modify the specified line addresses.

For details, see 6.4 Line Address Circuit.

A0	E, /RD	R,/W, /WR	D7	D ₆	D₅	D4	Dз	D ₂	D1	D ₀	Line Address
0	1	0	0	1	0	0	0	0	0	0	0
					0	0	0	0	0	1	1
					0	0	0	0	1	0	2
							\downarrow				\downarrow
					1	1	1	1	1	0	62
					1	1	1	1	1	1	63

12.3 Page Address Set

This command specifies the page address corresponding to the row address when accessing the display data RAM from the MPU side, as was shown in Figure 6–2. The specified bit in display data RAM can be accessed by selecting the corresponding page address and column address. If the page address is changed, the display mode does not change.

For details, see 6.2 Page Address Circuit.

A	0	E, /RD	R,/W, /WR	D7	D ₆	D5	D4	Dз	D ₂	D1	Do	Page Address
0)	1	0	1	0	1	1	0	0	0	0	0
								0	0	0	1	1
								0	0	1	0	2
										\downarrow		\downarrow
								0	1	1	1	7
								1	0	0	0	8

12.4 Column Address Set

This command specifies the column address in display data RAM, as was shown in Figure 6–2. The column address is set in a (basically continuous) series of two specifications, one for the high-order four bits and another for the low-order four bits. The column address is automatically incremented (+1) each time the display data RAM is accessed, so the MPU is able to continuously read or write display data. Incrementation of the column address stops at 83H. At that point the page address can no longer be continuously modified. For details, see **6.3 Column Address Circuit**.

A0	E, /RD	R,/W, /WR	D7	D ₆	D₅	D4	D3	D ₂	D1	Do
0	1	0	0	0	0	1	A7	A6	A5	A4
						0	A3	A2	A1	A0

A7	A6	A5	A4	A3	A2	A1	A0	Column Address
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	1
0	0	0	0	0	0	1	0	2
				\downarrow				\downarrow
1	0	0	0	0	0	1	0	130
1	0	0	0	0	0	1	1	131

12.5 Status Read

NEC

AO	E, /RD	R,/W, /WR	D7	D ₆	D₅	D4	Dз	D2	D1	D ₀
0	0	1	0	ADC	ON/OFF	RESET	0	0	0	0

ADC	This indicates the relation between the column address and the segment driver. 0: Inverted (column address 131–n ↔ SEGn) 1: Normal (column address n ↔ SEGn)
ON/OFF	ON/OFF: Indicates the display's ON/OFF status. 0: Display ON 1: Display OFF
	(This is the opposite of the display ON/OFF command's polarity.)
RESET	This indicates whether or not the system is undergoing a reset via the /RES signal or the reset command. 0: Operating mode 1: Reset in progress

12.6 Display Data Write

This command writes 8 bits of data to the specified address in display data RAM. After this data has been written, the column address is automatically incremented (+1), which enables the MPU to continuously write display data.

A0	E, /RD	R,/W, /WR	D7	D ₆	D₅	D4	D3	D ₂	D1	Do
1	1	0				Write	Data			

12.7 Display Data Read

This command reads 8 bits of data from the specified address in display data RAM. After this data has been read, the column address is automatically incremented (+1), which enables the MPU to continuously read several words of data.

A single dummy read operation is required immediately after the column address has been set. For details, see **5.1.5 Display data RAM and internal register access**.

Note that the display data cannot be read when using a serial interface.

A0	E, /RD	R,/W, /WR	D7	D ₆	D₅	D4	D3	D ₂	D1	D ₀
1	0	1				Read	Data			

12.8 ADC Select (Segment Driver Direction Select)

This command inverts the relation between the display data RAM's column address and segment driver output, as was shown in Figure 6–2. Consequently, the segment driver output pin number can be inverted by this command. For details, see **6.3 Column Address Circuit**. Incrementation (+1) of the column address when display data is either written or read is performed according to the column address shown in Figure 6–2.

This command should be input during initialization.

A0	E, /RD	R,/W, /WR	D7	D ₆	D₅	D4	Dз	D ₂	D1	D ₀	Setting
0	1	0	1	0	1	1	0	0	0	0	Normal (forward direction)
										1	Inverted (reverse direction)

12.9 Display Normal/Inverted

This command can be used to invert the display ON/OFF control without replacing any of the display data RAM contents. The display data RAM contents are retained when this command is executed.

A0	E, /RD	R,/W, /WR	D7	D ₆	D₅	D4	Dз	D ₂	D1	Do	Setting
0	1	0	1	0	1	0	0	1	1	0	RAM data: H
											LCD ON potential (normal)
										1	RAM data: L
											LCD ON potential (inverted)

12.10 Display All ON/OFF

This command can be used to set the display all ON status forcibly regardless of the display data RAM contents. The display data RAM contents are retained when this command is executed.

This command takes priority over the display normal/inverted command.

A0	E, /RD	R,/W, /WR	D7	D ₆	D₅	D4	D ₃	D ₂	D1	D ₀	Setting
0	1	0	1	0	1	0	0	1	0	0	Normal display mode
										1	Display all ON

12.11 LCD Bias Set

This command selects the bias setting of the voltage required to drive the LCD. This command is valid when the power supply circuit's V/F circuit is operating.

A0	E, /RD	R,/W, /WR	D7	D ₆	D5	D4	D3	D ₂	D1	D ₀	Setting
0	1	0	1	0	1	0	0	0	1	0	1/9 bias
										1	1/7 bias

12.12 Read Modify Write

NEC

This command is used in a pair with the end command. When this command has been input, the column address is not changed by the display data read command and can be incremented (+1) only by the display data write command. This status is retained until an end command is input. Once an end command has been input, the column address returns to the address that was used when the read modify write command was input. This function can be used to lighten the burden on the MPU when repeatedly modifying data in special display areas such as the blinking cursor.

A0	E, /RD	R,/W, /WR	D7	D ₆	D₅	D4	Dз	D ₂	D1	Do
0	1	0	1	1	1	0	0	0	0	0

Caution The commands other than the display data read/write commands can be used even during read modify write mode. However, the column address set command cannot be used.





12.13 End

NEC

This command is used to cancel read modify write mode and return to the address that was used during column address mode reset.

A0	E, /RD	R,/W, /WR	D7	D ₆	D5	D4	Dз	D ₂	D1	Do
0	1	0	1	1	1	0	1	1	1	0

Figure 12–2. End



12.14 Reset

This command initializes the contents of the various command registers. The display data RAM is not affected. For details, see **11. RESET CIRCUIT**.

The reset operation is performed after the reset command has been input.

A0	E, /RD	R,/W, /WR	D7	D ₆	D₅	D4	D3	D ₂	D1	D ₀
0	1	0	1	1	1	0	0	0	1	0

The reset that occurs when the power supply is applied is performed by issuing a reset signal to the /RES pin. It cannot be used as a substitute for the reset command.

12.15 Common Output Status Select

This command can be used to select the scan direction for the COM output pins. For details, see **9. COMMON OUTPUT STATUS SELECT CIRCUIT.**

A0	E, /RD	R,/W, /WR	D7	D ₆	D₅	D4	Dз	D ₂	D1	Do	Setting
0	1	0	1	1	0	0	0	х	х	х	Normal (forward)
							1				Inverted (reverse)

Remark X: Don't care

Status		Selected statu	6
Normal (forward)	COMo	\rightarrow	COM ₆₃
Inverted (reverse)	COM ₆₃	\rightarrow	COMo

12.16 Power Control Set

NEC

This command is used to set the function of the power supply circuit. For further description, see **10. POWER SUPPLY CIRCUIT.**

A0	E, /RD	R,/W, /WR	D7	D ₆	D₅	D4	Dз	D ₂	D1	Do	Selected Status
0	1	0	0	0	1	0	1	0	х	х	Booster circuit: OFF
								1	х	х	Booster circuit: ON
								х	0	х	V regurator circuit:OFF
								х	1	х	V regurator circuit: ON
								х	х	0	V/F circuit: OFF
								х	х	1	V/F circuit: ON

Remark X: Don't care

12.17 Set On-chip Resistance Factor for VLC1 Voltage Regulator

This command is used to set the on-chip resistance factor for the VLC1 voltage regulator. For details, see **10.3** Voltage Regulator Circuit.

A0	E, /RD	R,/W, /WR	D7	D ₆	D₅	D4	D3	D ₂	D1	Do	(1+Rb/Ra)
0	1	0	0	0	1	0	0	0	0	0	3.5
								0	0	1	4.0
								0	1	0	4.5
								0	1	1	5.0
								1	0	0	5.5
								1	0	1	6.0
								1	1	0	6.5
								1	1	1	7.0

12.18 Electronic Volume (Two-Byte Command)

This command can be used to control the LCD drive voltage V_{LC1} (which is output from the on-chip LCD power supply's voltage regulator circuit) to regulate the darkness of the LCD contents.

This command is a two-byte command that is used in a pair with the electronic volume mode set command and the electronic volume register set command, so be sure to use both commands consecutively.

12.18.1 Electronic volume mode set command (first byte)

Once this command is input, the electronic volume register set command becomes valid. And once the electronic volume mode has been set, any command other than the electronic volume register set command cannot be used. This restriction is cleared once data has been set to the register by the electronic volume register set command.

A0	E, /RD	R,/W, /WR	D7	D ₆	D₅	D4	D ₃	D ₂	D1	Do
0	1	0	1	0	0	0	0	0	0	1

12.18.2 Electronic volume register set command (second byte)

When six bits of data are set to the electronic volume register by this command, the LCD drive voltage VLC1 is set to one of 64 possible voltage values.

Once this command has been input and the electronic volume register has been set, electronic volume mode is canceled.

A0	E, /RD	R,/W, /WR	D7	D ₆	D₅	D4	Dз	D2	D1	Do	VLC1
0	1	0	х	х	0	0	0	0	0	0	Smaller value
			Х	Х	0	0	0	0	0	1	
			х	Х	0	0	0	0	1	0	
											\downarrow
			х	х	1	1	1	1	1	0	
			Х	Х	1	1	1	1	1	1	Larger value

Remark X: Don't Care





12.19 Static Indicator (Two-Byte Command)

This command is used to control the indicator display for the static drive system. Only this command can control the static indicator display, and it operates independently of other display control commands.

One of the electrodes for the static indicator's LCD driver is connected to the FR pin and the other is connected to the FRS pin. We recommend that these status indicator electrodes be implemented in a pattern that is separate from the electrodes used for the dynamic drive. The LCD and the electrodes themselves may deteriorate if the patterns are laid out too close to each other.

The static indicator ON command is a two-byte command that is used in a pair with the static indicator register set command, so be sure to use both commands consecutively. (The static indicator OFF command is a one-byte command.)

12.19.1 Static indicator ON/OFF

NEC

When the static indicator ON command is input, the static indicator register set command becomes valid. Once the static indicator ON command has been input, any command other than the static indicator register set command cannot be used. This restriction is cleared once data has been set to the register by the static indicator register set command.

A0	E, /RD	R,/W, /WR	D7	D ₆	D₅	D4	D ₃	D2	D1	Do	Static Indicator
0	1	0	1	0	1	0	1	1	0	0	OFF
										1	ON

12.19.2 Static indicator register set

This command sets data to the two-bit static indicator register and then sets the static indicator to blink mode.

A0	E, /RD	R,/W, /WR	D7	D ₆	D₅	D4	D3	D ₂	D1	Do	Static Indicator
0	1	0	х	х	х	х	х	х	0	0	OFF
									0	1	ON (blinks at one-
											second interval)
									1	0	ON (blinks at half-
											second interval)
									1	1	ON (always ON)

Figure 12-4. Sequence of Static Indicator Register Set Operations



12.20 Power Save (Compound Command)

The current consumption can be greatly reduced by entering the power save status by inputting the display all ON command while the display is in OFF mode.

The power save (low power) mode includes two modes; sleep mode and standby mode. Turning the static indicator OFF sets sleep mode and turning it ON sets standby mode.

During either sleep mode or standby mode, the display data is retained as it was before the power save function was activated. Also, access to the display data RAM from the MPU is possible during either mode.

Use the display all OFF command to cancel power save mode.

Figure 12–5. Power Save



12.20.1 Sleep mode

During this mode, all LCD operations are stopped and there is no access from the MPU, so current consumption can be reduced almost as low as the static current level. The internal status during sleep mode is as follows.

- (1) The oscillation circuit and LCD power supply circuit are stopped.
- (2) All LCD drive circuits are stopped and both segment and common driver outputs output at the Vss level.

12.20.2 Standby mode

During this mode, all duty LCD display system operations are stopped and only the static drive system for the indicators operate, which reduces the current consumption to the minimum amount needed for static drive. The internal status during standby mode is as follows.

- (1) The LCD's power supply circuit is stopped. The oscillation circuit operates.
- (2) The duty drive system's LCD drive circuit is stopped and both segment and common driver outputs output at the Vss level. The static drive system operates.

When a reset command is executed while in standby mode, it sets sleep mode.

- **Remarks 1.** If you are using an external power supply, we recommend that you stop the external power supply circuit's functions when activating the power save function. For example, if you are using an external divided resistor circuit to provide LCD drive voltage at different levels, we recommend that you add a circuit to cut the current flowing on the divided resistor circuit while the power save function is being activated.
 - 2. The μ PD16682 includes the /DOF pin which is used to control blinking LCD displays is set to low level when activating the power save function. The output from /DOF can be used to stop the external power supply circuit's function.
 - 3. When the display has been set to OFF mode, executing the display all ON command sets power save mode no matter which command is entered afterward.
12.21 NOP

This command is used to set NOP (Non-Operation) mode.

A0	E, /RD	R,/W, /WR	D7	D ₆	D₅	D4	D ₃	D ₂	D1	Do
0	1	0	1	1	1	0	0	0	1	1

12.22 Test

This command is used for IC testing. Do not use this command. If you use it by mistake, either set the /RES input low or use the reset command or NOP command to cancel the test command setting.

A0	E, /RD	R,/W, /WR	D7	D ₆	D₅	D4	D ₃	D ₂	D1	D ₀
0	1	0	1	1	1	1	Х	Х	Х	Х

Remark X: Don't care

Command					Con	nmand	code					Function
Command	A0	/RD	/WR	D7	D ₆	D5	D4	Dз	D ₂	D1	Do	
Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0 1	Sets LCD's ON/OFF status 0: OFF, 1: ON
Display start line set	0	1	0	0	1		Dis	splay sta	art addr	ress		Sets display RAM's display start line address
Page address set	0	1	0	1	0	1	1		Page a	address		Sets display RAM's page address
Column address set (high-order bits)	0	1	0	0	0	0	1	High-order column addres			ddress	Sets high-order four bits of display RAM's column address
Column address set (low-order bits)	0	1	0	0	0	0	0	Low-order column addres			ddress	Sets low-order four bits display RAM's column address
Status read	0	0	1	0		Status		0	0	0	0	Read status information
Display data write	1	1	0				Write	e data				Writes to display RAM
Display data read	1	0	1				Read	d data				Reads from display RAM
ADC select	0	1	0	1	0	1	0	0	0	0	0 1	Sets correspondence of SEG output to display RAM address
												0: Normal, 1: Inverted
Display normal/inverted	0	1	0	1	0	1	0	0	1	1	0 1	Sets normal/inverted direction of display
Display all ON/OFF	0	1	0	1	0	1	0	0	1	0	0 1	Sets display all ON 0: Normal display, 1: All ON
LCD bias set	0	1	0	1	0	1	0	0	0	1	0 1	Sets the bias setting of the LCD drive voltage 0: 1/9 bias, 1: 1/7 bias
Read modify write	0	1	0	1	1	1	0	0	0	0	0	Specifies incrementation of the column address During write: +1, During read: 0
End	0	1	0	1	1	1	0	1	1	1	0	Cancels read modify write
Reset	0	1	0	1	1	1	0	0	0	1	0	Sets an internal reset
Selects scan	0	1	0	1	1	0	0	0	х	х	х	Selects scan direction for
direction for COM outputs								1	x	x	х	COM outputs 0: Normal (forward), 1: Inverted (reverse)

Table 12–1. List of μ PD16682 Commands (1/2)

Command					Com	mand	code					Function
	A0	/RD	/WR	D7	D ₆	D₅	D4	Dз	D ₂	D1	D ₀	
Power control set	0	1	0	0	0	1	0	1	Ope	ration r	node	Selects operation mode of internal power supply
Sets VLc1 output voltage to electronic volume register	0	1	0	0	0	1	0	0	Resi	Resistance factor setting		Selects on-chip resistance factor for (Ra/Rb)
Electronic volume mode set	0	1	0	1	0	0	0	0	0			Sets VLC1 output voltage to electronic volume register
Electronic volume register set	0	1	0	х	х		Elect	tronic v	olume value			
Static indicator ON/OFF	0	1	0	1	0	1	0	1	1	0 0		0: OFF, 1: ON
Static indicator register set	0	1	0	х	х	х	х	х	x	Mo	ode	Sets ON mode
Power save												Compound command for setting display OFF and all display ON
NOP	0	1	0	1	1	1	0	0	0	0 1 1		Command for Non- Operation mode
Test	0	1	0	1	1	1	1	х	X X X		х	Command used for IC testing Caution Do not use this command.

Table 12–1. List of μ PD16682 Commands (2/2)
--

Remark X: Don't care

13. ACCESS PROCEDURE

13.1 Initialization setting example (from power application to display ON)

Although a Vss level is output from the SEG and COM LCD drive output pins when power is applied to the IC, if there is electric charge remaining in the smoothing capacitor connected between the driver reference power supply pins (VLc1 to VLc5) and Vss, or if the DC/DC converter's booster voltage does not reach the prescribed booster potential or the levels of the reference power supplies (VLcn) do not reach the prescribed voltages when power is applied, abnormalities such as a temporary screen blackout may occur when the display turns on.

The following power application flow is recommend to avoid the occurrence of abnormal operation when the power is turned on.



Notes 1. See 11. RESET CIRCUIT.

NEC

- 2. See 12.11 LCD Bias Set.
- 3. See 12.8 ADC Select (Segment Driver Direction Select).
- 4. See 12.15 Common Output Status Select.
- 5. See 12.17 Set On-chip Resistance Factor for VLC1 Voltage Regulator.
- 6. See 12.18 Electronic Volume (Two-Byte Command).
- 7. See 12.16 Power Control Set.
- 8. See 12.2 Display Start Line Set.
- 9. See 12.1 Display ON/OFF.
- **10.** This period changes depending on the panel characteristics and the capacitance of the booster/smoothing capacitor. It is recommended to determine this value after sufficient evaluation using the actual device.

13.2 Example of power OFF

When turning the power of the IC off in the normal operation state (liquid crystal display ON, on-chip power supply circuits operating), because there is electric charge remaining in the power supply level smoothing capacitor connected between the driver reference power supply pins (V_{LC1} to V_{LC5}) and V_{SS}, power continues to be supplied to the LCD drive circuit and voltage may be applied to the LCD panel from the SEG and COM pins. At this time, the LCD panel may momentarily display data.

Moreover, because the visual quality of the LCD panel may be affected, be sure to turn off the power to the IC in the following sequence.



Notes 1. See 12.20 Power Save (Compound Command).

2. Application of a reset is optional.

14. ELECTRICAL SPECIFICATIONS

Absolute	Maximum	Ratings	(TA =	25 °C.	Vss = 0 V)
			\.	,	

Parameter	Symbol	Rating	Unit
Supply voltage	Vdd	-0.3 to +6.0	V
Supply voltage 2 (4x boost)	Vdd2	-0.3 to +3.75	V
Supply voltage 2 (3x boost)	Vdd2	-0.3 to +5.0	V
Driver supply voltage	VLCD	-0.3 to +15.0, VDD \leq VLCD	V
Driver reference supply input voltage	VLC1-VLC5	–0.3 to VLCD+0.3	V
Logic system input voltage	VIN1	–0.3 to Vpp+0.3	V
Logic system output voltage	Vout1	-0.3 to Vpp+0.3	V
Logic system input/output voltage	VI/01	-0.3 to Vpp+0.3	V
Driver system input voltage	VIN2	–0.3 to VLCD+0.3	V
Driver system output voltage	Vout2	–0.3 to VLCD+0.3	V
Operating ambient temperature	TA	-40 to +85	°C
Storage temperature	Tstg	-55 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Range

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Supply voltage	Vdd	2.4		4.5	V
Supply voltage 2 (4x boost)	Vdd2	2.4		3.0	V
Supply voltage 2 (3x boost)	Vdd2	2.4		4.0	V
Driver supply voltage	VLCD	6	10	12	V
Logic system input voltage	Vin	0		Vdd	V
Driver system input voltage	VLC1-VLC5	0		VLCD	V

Remarks 1. When using an external power supply, be sure to maintain these relations:

 $\mathsf{Vss} < \mathsf{Vlc5} < \mathsf{Vlc4} < \mathsf{Vlc3} < \mathsf{Vlc2} < \mathsf{Vlc1} \leq \mathsf{Vlcd}$

2. Maintain $V_{\text{DD}} \leq V_{\text{LCD}}$ when turning the power on or off.

*

Electrical Characteristics (unless otherwise specified, TA = -40 to +85 °C, VDD2 = 2.7 to 3.3 V, during 4x boost mode: $V_{DD2} = 2.7$ to 3.0 V or during 3x boost mode: $V_{DD2} = 2.7$ to 4.0 V)

Parameter	Symbol	Condition	MIN.	TYP. ^{Note}	MAX.	Uni
High-level input voltage	Vін		0.8 Vdd			V
Low-level input voltage	VIL				0.2 Vdd	V
High-level input current	Іін1	Except for D7(SI), D6(SCL), and D₅ to D₀			1	μA
Low-level input current	II∟1	Except for D7(SI), D6(SCL), and D₅ to D₀			-1	μA
High-level output voltage	Vон	louт = -1.5 mA, except OSCout	Vdd - 0.5			V
Low-level output voltage	Vol	louт = 4 mA, except OSCouт			0.5	V
High-level leakage current	Ігон	D⁊(SI), D₀(SCL), and D₅ to D₀ ViNOUT = VDD			10	μA
Low-level leakage current	Ilol	D⁊(SI), D₀(SCL), and D₅ to D₀ ViNout = Vss			-10	μA
Common output ON resistance	Rсом	$V_{LCn} \rightarrow COM_{n}, V_{LCD} \ge 3V_{DD2}, I_{LOL} = 50 \ \mu \ A$			2	kΩ
Segment output ON resistance	Rseg	$V_{LCn} \rightarrow SEG_{n}, V_{LCD} \ge 3V_{DD2}, I_{LOL} = 50 \ \mu A$			4	kΩ
Driver voltage (boost voltage)	VLCD	During 3x boost	2.7 Vdd		3.0 Vdd	V
		During 4x boost	3.6 Vdd		4.0 Vdd	V
Current consumption (normal mode)	Idd11	fosc = 22 kHz, all display OFF data output, $V_{DD} = V_{DD2} = 3.0 V$ during 3x boost mode, $T_A = 25 \ ^{\circ}C$		55	110	μΪ
		f_{OSC} = 22 kHz, all display OFF data output, V_{DD} = V_{DD2} = 3.0 V during 4x boost mode, T_A = 25 °C		78	135	μ
		f_{OSC} = 22 kHz, checker pattern data output, V_{DD} = V_{DD2} = 3.0 V during 3x boost mode, T_A = 25 °C		90	140	μ
		$f_{OSC} = 22$ kHz, checker pattern data output, $V_{DD} = V_{DD2} = 3.0$ V during 4x boost mode, $T_A = 25 \ ^{\circ}C$		160	210	μ
Current consumption (high-power mode)	Idd12	f_{OSC} = 22 kHz, all display OFF data output, V_{DD} = V_{DD2} = 3.0 V during 3x boost mode, T_A = 25 °C		104	190	μ
		f_{OSC} = 22 kHz, all display OFF data output, V_{DD} = V_{DD2} = 3.0 V during 4x boost mode, T_A = 25 °C		153	230	μ
		f_{OSC} = 22 kHz, checker pattern data output, V_{DD} = V_{DD2} = 3.0 V during 3x boost mode, T_A = 25 °C		130	215	μ
		f_{OSC} = 22 kHz, checker pattern data output, V_{DD} = V_{DD2} = 3.0 V during 4x boost mode, T_A = 25 °C		210	290	μ
Current consumption (standby mode)	Idd21	fosc = 22 kHz, V _{DD} = V _{DD2} = 3.0 V, T _A = 25 °C		7	15	μ
Current consumption (sleep mode)	Idd22	all display OFF data output, V _{DD} = V _{DD2} = 3.0 V		0.2	5	μ
Oscillation frequency	fosc	$T_A = 25 \ ^{\circ}C, \ V_{DD} = V_{DD2} = 3.0 \ V \pm 10 \ \%$	17	22	25	k⊢

Note The TYP. value is a reference value when $T_A = 25 \degree C$

Required timing conditions (unless otherwise specified, T_A = -40 to +85 °C)

80 Series MPU



(VDD = 2.7 to 4.5 V)

Parameter	Symbol	Conditions	MIN.	TYP. ^{Note}	MAX.	Unit
Address hold time	tанв	AO	0			ns
Address setup time	t _{AS8}	AO	0			ns
System cycle time	tсуса		300			ns
Control L pulse width (/WR)	tccLw	/WR	60			ns
Control L pulse width (/RD)	t CCLR	/RD	120			ns
Control H pulse width (/WR)	tсснw	/WR	60			ns
Control H pulse width (/RD)	tссня	/RD	60			ns
Data setup time	t _{DS8}	D ₀ to D ₇	40			ns
Data hold time	t _{DH8}	D ₀ to D ₇	15			ns
/RD access time	tACC8	D₀ to D7, C∟ = 100 pF			140	ns
Output disable time	tонв	D ₀ to D ₇ , C _L = 100 pF	10		100	ns

(VDD = 2.4 to 2.7 V)

Parameter	Symbol	Conditions	MIN.	TYP. ^{Note}	MAX.	Unit
Address hold time	tана	AO	0			ns
Address setup time	tas8	AO	0			ns
System cycle time	tсус8		1000			ns
Control L pulse width (/WR)	tccLw	/WR	120			ns
Control L pulse width (/RD)	t CCLR	/RD	240			ns
Control H pulse width (/WR)	tсснw	/WR	120			ns
Control H pulse width (/RD)	t CCHR	/RD	120			ns
Data setup time	t _{DS8}	D ₀ to D ₇	80			ns
Data hold time	tdh8	D ₀ to D ₇	30			ns
/RD access time	t _{ACC8}	D_0 to D_7 , $C_L = 100 \text{ pF}$			280	ns
Output disable time	tонв	D_0 to D_7 , $C_L = 100 \text{ pF}$	10		200	ns

- **Remarks 1.** The rise and fall times (t_r and t_f) of input signals are rated at 15 ns or less. When using a fast system cycle time, the rated value range is either ($t_r + t_f$) < ($t_$
 - 2. All timing is rated based on 20 % or 80 % of VDD.
 - 3. tccLw and tccLR are rated as the overlap time when /CS1 is at low level (CS2 = H) and /WR and /RD are also at low level.

68 Series MPU



(VDD = 2.7 to 4.5 V)

Paramete	er	Symbol	Conditions	MIN.	TYP. ^{Note}	MAX.	Unit
Address hold time		t _{AH6}	A0	0			ns
Address setup time		t _{AS6}	A0	0			ns
System cycle time		tcyc6		300			ns
Data setup time		t _{DS6}	Do to D7	40			ns
Data hold time		t _{DH6}	Do to D7	15			ns
Access time		t _{ACC6}	D₀ to D7, CL = 100 pF			140	ns
Output disable time		tон6	D ₀ to D ₇ , C _L = 100 pF	10			ns
Enable H pulse width	Read	tewhr	E	120			ns
	Write	tewнw	E	60			ns
Enable L pulse width	Read	tewlr	E	60			ns
	Write	tewlw	E	60			ns

(VDD = 2.4 to 2.7 V)

Paramete	er	Symbol	Conditions	MIN.	TYP. ^{Note}	MAX.	Unit
Address hold time		tан6	A0, R,/W	0			ns
Address setup time		t _{AS6}	A0, R,/W	0			ns
System cycle time		tcyc6		1000			ns
Data setup time		t _{DS6}	Do to D7	80			ns
Data hold time		tdн6	Do to D7	30			ns
Access time	Access time		D ₀ to D ₇ , C _L = 100 pF			280	ns
Output disable time		tон6	D ₀ to D ₇ , C _L = 100 pF	10			ns
Enable H pulse width	Read	tewhr	E	240			ns
	Write	tewнw	E	120			ns
Enable L pulse width	Read	tewlr	E	120			ns
	Write	tewlw	E	120			ns

- **Remarks 1.** The rise and fall times (t_r and t_f) of input signals are rated at 15 ns or less. When using a fast system cycle time, the rated value range is either (t_r + t_f) \leq (tcyc6-tewLw-tewHw) or (t_r + t_f) \leq (tcyc6-tewLw-tewHw).
 - 2. All timing is rated based on 20 % or 80 % of VDD.
 - tewhw and tewlw are rated as the overlap time when /CS1 is at low level (CS2 = H) and E is at high level.
 - Do to D7 change to output regardless of the state of the E signal when R,/W becomes H in the state of /CS1 = L, CS2 = H (See 5.1.2. (2) 68 Series Parallel Interface.).

NEC

Serial Interface



(VDD = 2.7 to 4.5 V)

Parameter	Symbol	Conditions	MIN.	TYP. ^{Note}	MAX.	Unit
Shift clock cycle	tscyc	SCL	250			ns
SCL H pulse width	tsнw	SCL	100			ns
SCL L pulse width	tslw	SCL	100			ns
Address setup time	tsas	AO	150			ns
Address hold time	tsaн	AO	150			ns
Data setup time	tsps	SI	100			ns
Data hold time	tsdн	SI	100			ns
CS-SCL time	tcss	/CS1,CS2	150			ns
	tсsн	/CS1,CS2	150			ns

(VDD = 2.4 to 2.7 V)

Parameter	Symbol	Conditions	MIN.	TYP. ^{Note}	MAX.	Unit
Shift clock cycle	tscyc	SCL	400			ns
SCL H pulse width	tsнw	SCL	150			ns
SCL L pulse width	tslw	SCL	150			ns
Address setup time	tsas	A0	250			ns
Address hold time	tsaн	A0	250			ns
Data setup time	tsds	SI	150			ns
Data hold time	tsdн	SI	150			ns
CS-SCL time	tcss	/CS1,CS2	250			ns
	tсsн	/CS1,CS2	250			ns

Note The TYP. value is a reference value when $T_A = 25 \degree C$

Remarks 1. The rise and fall times (tr and tr) of input signals are rated at 15 ns or less.

2. All timing is rated based on 20 % or 80 % of VDD.

Common

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Clock frequency		CL, When using external input,	17	22	25	kHz
		$V_{DD} = V_{DD2} = 3.0 \text{ V} \pm 10 \text{ \%}, \text{ Ta} = 25 \text{ °C}$				

Remarks 1. The rise and fall times (tr and tr) of input signals are rated at 15 ns or less.

2. The frame time can be determined using the following equation.

1 frame = 1/fosc or 1/fcl x 4 x duty value

Therefore, when fosc and $f_{CL} = 22 \text{ kHz}$ and the duty value is 1/65:

1 frame = 45.5 μ s x 4 x 65 = 11.8 ms (approximately 84.6 Hz)

Output timing for display output control



(VDD = 2.7 to 4.5 V)

Parameter	Symbol	Conditions	MIN.	TYP. ^{Note}	MAX.	Unit
FR delay time	t dfr	FR, C∟ = 50 pF		20	80	ns

Note The TYP. value is a reference value when $T_A = 25 \ ^{\circ}C$

(VDD = 2.4 to 2.7 V)

Parameter	Symbol	Conditions	MIN.	TYP. ^{Note}	MAX.	Unit
FR delay time	t dfr	FR, C∟ = 50 pF		50	200	ns

Note The TYP. value is a reference value when $T_A = 25 \ ^{\circ}C$

Remark All timing is rated based on 20 % or 80 % of V_{DD} .

Reset input timing



$(V_{DD} = 2.7 \text{ to } 4.5 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP. ^{Note}	MAX.	Unit
Reset time	tR				1.0	μs
Reset L pulse width	trw	/RES	1.0			μs

Note The TYP. value is a reference value when $T_A = 25 \ ^{\circ}C$

(VDD = 2.4 to 2.7 V)

Parameter	Symbol	Conditions	MIN.	TYP. ^{Note}	MAX.	Unit
Reset time	tR				1.5	μs
Reset L pulse width	trw	/RES	1.5			μs

Note The TYP. value is a reference value when $T_A = 25 \ ^{\circ}C$

Remark All timing is rated based on 20 % or 80 % of VDD.

15. STANDARD TCP PACKAGE DRAWING (μ PD16682N-xxx-051)(1/3)





Data Sheet S13368EJ4V0DS

This products is faceup urethane Flex resin type This Figure is shown by Capper side aver polyinide. 4Spracket holes(19 mn) for 1 Pattern. Corner radius is 0.30 mm Max. All tolerances unless otherwise specified (1.05 mm.

NEC

STANDARD TCP PACKAGE DRAWING (µ PD16682N-xxx-051)(2/3)

Detail of hole



Detail of alignment mark



TCP tape winding method



Copper pattern on back side of tape

STANDARD TCP PACKAGE DRAWING (µ PD16682N-xxx-051)(3/3)

★ Pin configuration



Data Sheet S13368EJ4V0DS

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

- The information in this document is current as of July, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products
 developed based on a customer-designated "quality assurance program" for a specific application. The
 recommended applications of a semiconductor product depend on its quality grade, as indicated below.
 Customers must check the quality grade of each semiconductor product before using it in a particular
 application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
 (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).