

**384-OUTPUT TFT-LCD SOURCE DRIVER
(COMPATIBLE WITH 256-GRAY SCALES)****DESCRIPTION**

The μ PD16721 is a source driver for TFT-LCDs capable of dealing with 256-gray scales. Data input is based on digital input configured as 8 bits by 6 dots (2 pixels), which can realize a full-color display of 16,777,216 colors by output of 256 values γ -corrected by an internal D/A converter and 8-by-2 external power modules.

Because the output dynamic range is as large as $V_{SS2} + 0.2$ V to $V_{DD2} - 0.2$ V, level inversion operation of the LCD's common electrode is rendered unnecessary. Also, to be able to deal with dot-line inversion, n-line inversion and column line inversion when mounted on a single side, this source driver is equipped with a built-in 8-bit D/A converter circuit whose odd output pins and even output pins respectively output gray scale voltages of differing polarity. The maximum clock frequency is 70 MHz when driving at 3.0 V.

FEATURES

- CMOS level input
- 384 outputs
- Input of 8 bits (gray scale data) by 6 dots
- Capable of outputting 256 values by means of 8-by-2 external power modules (16 units) and a D/A converter
- ★ • Logic power supply voltage (V_{DD1}): 2.5 to 3.4 V
- ★ • Driver power supply voltage (V_{DD2}): 13.0 ± 0.5 V or 15.0 ± 0.5 V (switchable, V_{SEL})
- ★ • High-speed data transfer: $f_{CLK.} = 70$ MHz MAX. (internal data transfer speed when operating at $V_{DD1} = 3.0$ V)
= 55 MHz MAX. (internal data transfer speed when operating at $V_{DD1} = 2.5$ V)
- Output dynamic range: $V_{SS2} + 0.2$ V to $V_{DD2} - 0.2$ V
- Apply for dot-line inversion, n-line inversion and column line inversion
- Output voltage polarity inversion function (POL)
- Output inversion function (POL21/22)
- ★ • Output reset control is possible (MODE)
- ★ • Slew-rate control is possible (SRC)
- ★ • Output resistance control is possible (ORC)
- Single bank arrangement is possible (Loaded with slim TCP)


ORDERING INFORMATION

Part Number	Package
μ PD16721N-xxx	TCP (TAB package)

Remark The TCP's external shape is customized. To order the required shape, so please contact one of our sales representatives.


The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.


★1. BLOCK DIAGRAM



Remark /xxx indicates active low signal.

2. RELATIONSHIP BETWEEN OUTPUT CIRCUIT AND D/A CONVERTER



3. PIN CONFIGURATION (μ PD16721N-xxx) (Copper Foil Surface, Face-up)

Remark This figure does not specify the TCP package.

4. PIN FUNCTIONS

(1/2)

Pin Symbol	Pin Name	I/O	Description
S ₁ to S ₃₈₄	Driver	O	The D/A converted 256-gray-scale analog voltage is output.
D ₀₀ to D ₀₇	Port 1 display data	I	The display data is input with a width of 48 bits, viz., the gray scale data (8 bits) by 6 dots (2 pixels). D _{x0} : LSB, D _{x7} : MSB
D ₁₀ to D ₁₇			
D ₂₀ to D ₂₇			
D ₃₀ to D ₃₇	Port 2 display data	I	
D ₄₀ to D ₄₇			
D ₅₀ to D ₅₇			
R,/L	Shift direction control	I	The shift direction control pin of shift register. The shift directions of the shift registers are as follows. R,/L = H (right shift): STHR input, S ₁ →S ₃₈₄ , STHL output R,/L = L (left shift) : STHL input, S ₃₈₄ →S ₁ , STHR output
STHR	Right shift start pulse	I/O	This is the start pulse input/output pin when connected in cascade. Loading of display data starts when a high level is read at the rising edge of CLK. At the rising edge of the 64th clock after the start pulse input, the start pulse output reaches the high level, thus becoming the start pulse of the next-level driver.
STHL	Left shift start pulse	I/O	For right shift, STHR is input and STHL is output. For left shift, STHL is input and STHR is output.
CLK	Shift clock	I	The shift clock input pin of shift register. The display data is loaded into the data register at the rising edge. If 66 clock pulses are input after input of the start pulse, input of display data is halted automatically. The contents of the shift register are cleared at the STB's rising edge.
STB	Latch	I	The contents of the data register are transferred to the latch circuit at the rising edge. In addition, at the falling edge, the gray scale voltage is supplied to the driver. It is necessary to ensure input of one pulse per horizontal period.
SRC	Slew-rate control	I	SRC = H: High-slew-rate mode (large current consumption) SRC = L: Low-slew-rate mode (small current consumption) SRC is pulled up to the V _{DD1} in the LSI.
ORC	Output resistance control	I	ORC = H: Low output resistance mode ORC = L: High output resistance mode ORC is pulled up to the V _{DD1} in the LSI.
POL	Polarity input	I	POL = L: The S _{2n-1} output uses V ₀ to V ₇ as the reference supply. The S _{2n} output uses V ₈ to V ₁₅ as the reference supply. POL = H: The S _{2n-1} output uses V ₈ to V ₁₅ as the reference supply. The S _{2n} output uses V ₀ to V ₇ as the reference supply. S _{2n-1} indicates the odd output and S _{2n} indicates the even output. Input of the POL signal is allowed the setup time (t _{POL-STB}) with respect to STB's rising edge. When it switches such as POL = H→L or L→H, all output pins are output reset during STB = H. When it does not switch, all output pins become Hi-Z during STB = H. Refer to 7. RELATIONSHIP BETWEEN MODE, STB, SRC, ORC, POL, AND OUTPUT WAVEFORM for details.

(2/2)

Pin Symbol	Pin Name	I/O	Description
MODE	Output reset control	I	MODE = H or open: Output reset MODE = L: No output reset MODE is pulled up to the V_{DD1} in the LSI.
POL21, POL22	Data inversion	I	Select of inversion or no inversion for input data. POL21: Data inversion or no inversion of Port1. POL22: Data inversion or no inversion of Port2 POL21/22 = H: Data are inverted in the LSI. POL21/22 = L: Data are not inverted in the LSI.
V_{SEL}	Driver voltage select	I	The driver voltage can be switched by controlling the stationary bias current of the output amplifier via V_{SEL} . $V_{SEL} = H: V_{DD2} = 13.0 \text{ V (large bias current)}$ $V_{SEL} = L \text{ or open: } V_{DD2} = 15.0 \text{ V (small bias current)}$ LPC is pulled down to the V_{SS1} in the LSI.
V_0 to V_{15}	γ -corrected power supplies	-	Input the γ -corrected power supplies from outside by using operational amplifier. During the gray scale voltage output, be sure to keep the gray scale level power supply at a constant level. Make sure to maintain the following relationships. $V_{DD2}-0.2 \text{ V} \geq V_0 > V_1 > V_2 > \dots > V_6 > V_7 \geq 0.5 V_{DD2} + 0.5 \text{ V}$ $0.5 V_{DD2}-0.5 \text{ V} \geq V_8 > V_9 > V_{10} > \dots > V_{14} > V_{15} \geq V_{SS2} + 0.2 \text{ V}$
TEST	Test	I	Normally, set the TEST pin to high level or leave open. This pin is pulled up to V_{DD1} in the LSI.
V_{DD1}	Logic power supply	-	2.5 to 3.4 V
V_{DD2}	Driver power supply	-	$13.0 \pm 0.5 \text{ V}$ or $15.0 \pm 0.5 \text{ V}$
V_{SS1}	Logic ground	-	Grounding
V_{SS2}	Driver ground	-	Grounding

Cautions 1. The power start sequence must be V_{DD1} , logic input, and V_{DD2} & V_0 to V_{15} in that order.

Reverse this sequence to shut down.

2. To stabilize the supply voltage, please be sure to insert a $0.47 \mu\text{F}$ bypass capacitor between V_{DD1} to V_{SS1} and V_{DD2} to V_{SS2} . Furthermore, for increased precision of the D/A converter, insertion of a bypass capacitor of about $0.1 \mu\text{F}$ is also advised between the γ -corrected power supply terminals ($V_0, V_1, V_2, \dots, V_{15}$) and V_{SS2} .

5. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE

The μ PD16721 incorporates a 8-bit D/A converter whose odd output pins and even output pins output respectively gray scale voltages of differing polarity with respect to the LCD's counter electrode voltage. The D/A converter consists of ladder resistors and switches.

The ladder resistors (r_0 to r_{253}) are designed so that the ratio of LCD panel (γ -compensated voltages to V_0' to V_{255}' and V_0'' to V_{255}'') is almost equivalent as shown in Figure 5-2 and 5-3. For the 2 sets of eight γ -compensated power supplies, V_0 to V_7 and V_8 to V_{15} , respectively, input gray scale voltages of the same polarity with respect to the 0.5 V_{DD2} .


Figure 5-1 shows the relationship between the driving voltages such as liquid-crystal driving voltages V_{DD2} , V_{SS2} and 0.5 V_{DD2} , and γ -corrected voltages V_0 to V_{15} and the input data. Be sure to maintain the voltage relationships below.

- ★ $V_{DD2}-0.2 \text{ V} \geq V_0 > V_1 > V_2 > V_3 > V_4 > V_5 > V_6 > V_7 \geq 0.5 V_{DD2}+0.5 \text{ V}$
- $0.5 V_{DD2}-0.5 \text{ V} \geq V_8 > V_9 > V_{10} > V_{11} > V_{12} > V_{13} > V_{14} > V_{15} \geq 0.5 V_{SS2}+0.2 \text{ V}$

Also, V_6 to V_7 and V_8 to V_9 are left open in the LSI. Be sure to input the gray scale level power supply at a constant level to the all pins, as V_0 to V_{15} .

Figures 5-2 and 5-3 show the relationship between the input data and the output voltage and the resistance values of the resistor strings.

Figure 5-1. Relationship between Input Data and γ -corrected Power Supplies



★

Figure 5-2. Relationship between Input Data and Output Voltage (1/4)

 $V_{DD2}-0.2 \leq V_0 > V_1 > V_2 > V_3 > V_4 > V_5 > V_6 > V_7 \geq 0.5$ $V_{DD2} + 0.5$ V, POL21/22 = L

Input data	D_{X7}	D_{X6}	D_{X5}	D_{X4}	D_{X3}	D_{X2}	D_{X1}	D_{X0}	Output voltage		r_n	(Ω)
00H	0	0	0	0	0	0	0	0	V_0'	V_7	r0	86
01H	0	0	0	0	0	0	0	1	V_1'	V_6	r1	86
02H	0	0	0	0	0	0	1	0	V_2'	$V6+(V5-V6) X$	r2	86
03H	0	0	0	0	0	0	1	1	V_3'	$V6+(V5-V6) X$	r3	86
04H	0	0	0	0	0	1	0	0	V_4'	$V6+(V5-V6) X$	r4	86
05H	0	0	0	0	0	1	0	1	V_5'	$V6+(V5-V6) X$	r5	84
06H	0	0	0	0	0	1	1	0	V_6'	$V6+(V5-V6) X$	r6	84
07H	0	0	0	0	0	1	1	1	V_7'	$V6+(V5-V6) X$	r7	82
08H	0	0	0	0	1	0	0	0	V_8'	$V6+(V5-V6) X$	r8	82
09H	0	0	0	0	1	0	0	1	V_9'	$V6+(V5-V6) X$	r9	80
0AH	0	0	0	0	1	0	1	0	V_{10}'	$V6+(V5-V6) X$	r10	78
0BH	0	0	0	0	1	0	1	1	V_{11}'	$V6+(V5-V6) X$	r11	78
0CH	0	0	0	0	1	1	0	0	V_{12}'	$V6+(V5-V6) X$	r12	76
0DH	0	0	0	0	1	1	0	1	V_{13}'	$V6+(V5-V6) X$	r13	74
0EH	0	0	0	0	1	1	1	0	V_{14}'	$V6+(V5-V6) X$	r14	74
0FH	0	0	0	0	1	1	1	1	V_{15}'	$V6+(V5-V6) X$	r15	72
10H	0	0	0	1	0	0	0	0	V_{16}'	$V6+(V5-V6) X$	r16	70
11H	0	0	0	1	0	0	0	1	V_{17}'	$V6+(V5-V6) X$	r17	68
12H	0	0	0	1	0	0	1	0	V_{18}'	$V6+(V5-V6) X$	r18	68
13H	0	0	0	1	0	0	1	1	V_{19}'	$V6+(V5-V6) X$	r19	66
14H	0	0	0	1	0	1	0	0	V_{20}'	$V6+(V5-V6) X$	r20	64
15H	0	0	0	1	0	1	0	1	V_{21}'	$V6+(V5-V6) X$	r21	64
16H	0	0	0	1	0	1	1	0	V_{22}'	$V6+(V5-V6) X$	r22	62
17H	0	0	0	1	0	1	1	1	V_{23}'	$V6+(V5-V6) X$	r23	60
18H	0	0	0	1	1	0	0	0	V_{24}'	$V6+(V5-V6) X$	r24	60
19H	0	0	0	1	1	0	0	1	V_{25}'	$V6+(V5-V6) X$	r25	58
1AH	0	0	0	1	1	0	1	0	V_{26}'	$V6+(V5-V6) X$	r26	56
1BH	0	0	0	1	1	0	1	1	V_{27}'	$V6+(V5-V6) X$	r27	56
1CH	0	0	0	1	1	1	0	0	V_{28}'	$V6+(V5-V6) X$	r28	54
1DH	0	0	0	1	1	1	0	1	V_{29}'	$V6+(V5-V6) X$	r29	54
1EH	0	0	0	1	1	1	1	0	V_{30}'	$V6+(V5-V6) X$	r30	52
1FH	0	0	0	1	1	1	1	1	V_{31}'	$V6+(V5-V6) X$	r31	52
20H	0	0	1	0	0	0	0	0	V_{32}'	V_5	r32	50
21H	0	0	1	0	0	0	0	1	V_{33}'	$V5+(V4-V5) X$	r33	50
22H	0	0	1	0	0	0	1	0	V_{34}'	$V5+(V4-V5) X$	r34	48
23H	0	0	1	0	0	0	1	1	V_{35}'	$V5+(V4-V5) X$	r35	48
24H	0	0	1	0	0	1	0	0	V_{36}'	$V5+(V4-V5) X$	r36	46
25H	0	0	1	0	0	1	0	1	V_{37}'	$V5+(V4-V5) X$	r37	46
26H	0	0	1	0	0	1	1	0	V_{38}'	$V5+(V4-V5) X$	r38	46
27H	0	0	1	0	0	1	1	1	V_{39}'	$V5+(V4-V5) X$	r39	44
28H	0	0	1	0	1	0	0	0	V_{40}'	$V5+(V4-V5) X$	r40	44
29H	0	0	1	0	1	0	0	1	V_{41}'	$V5+(V4-V5) X$	r41	44
2AH	0	0	1	0	1	0	1	0	V_{42}'	$V5+(V4-V5) X$	r42	42
2BH	0	0	1	0	1	0	1	1	V_{43}'	$V5+(V4-V5) X$	r43	42
2CH	0	0	1	0	1	1	0	0	V_{44}'	$V5+(V4-V5) X$	r44	42
2DH	0	0	1	0	1	1	0	1	V_{45}'	$V5+(V4-V5) X$	r45	40
2EH	0	0	1	0	1	1	1	0	V_{46}'	$V5+(V4-V5) X$	r46	40
2FH	0	0	1	0	1	1	1	1	V_{47}'	$V5+(V4-V5) X$	r47	40
30H	0	0	1	1	0	0	0	0	V_{48}'	$V5+(V4-V5) X$	r48	40
31H	0	0	1	1	0	0	0	1	V_{49}'	$V5+(V4-V5) X$	r49	38
32H	0	0	1	1	0	0	1	0	V_{50}'	$V5+(V4-V5) X$	r50	38
33H	0	0	1	1	0	0	1	1	V_{51}'	$V5+(V4-V5) X$	r51	38
34H	0	0	1	1	0	1	0	0	V_{52}'	$V5+(V4-V5) X$	r52	38
35H	0	0	1	1	0	1	0	1	V_{53}'	$V5+(V4-V5) X$	r53	36
36H	0	0	1	1	0	1	1	0	V_{54}'	$V5+(V4-V5) X$	r54	36
37H	0	0	1	1	0	1	1	1	V_{55}'	$V5+(V4-V5) X$	r55	36
38H	0	0	1	1	1	0	0	0	V_{56}'	$V5+(V4-V5) X$	r56	36
39H	0	0	1	1	1	0	0	1	V_{57}'	$V5+(V4-V5) X$	r57	34
3AH	0	0	1	1	1	0	1	0	V_{58}'	$V5+(V4-V5) X$	r58	34
3BH	0	0	1	1	1	0	1	1	V_{59}'	$V5+(V4-V5) X$	r59	34
3CH	0	0	1	1	1	1	0	0	V_{60}'	$V5+(V4-V5) X$	r60	34
3DH	0	0	1	1	1	1	0	1	V_{61}'	$V5+(V4-V5) X$	r61	34
3EH	0	0	1	1	1	1	1	0	V_{62}'	$V5+(V4-V5) X$	r62	34
3FH	0	0	1	1	1	1	1	1	V_{63}'	$V5+(V4-V5) X$		

★

Figure 5-2. Relationship between Input Data and Output Voltage (2/4)

V_{DD2}-0.2 V ≥ V₀ > V₁ > V₂ > V₃ > V₄ > V₅ > V₆ > V₇ ≥ 0.5 V_{DD2} + 0.5 V, POL21/22 = L


The circuit diagram illustrates the internal logic structure of the μPD16721 chip. It features seven input pins (V0, V1, V2, V3, V4, V5, V6) connected to various nodes (r253, r252, r251, r244, r243, r242, r241, r32, r31, r30, r29, r3, r2, r1, r0) via resistors. These nodes are interconnected to form a complex logic network. A large truth table to the right maps the input data to the output voltage. The output voltage is determined by the combination of the input data and the state of the POL21/22 pin, which is set to L. The output voltage levels are either V4 or V4+(V3-V4)X, where X represents the state of the POL21/22 pin. To the right of the truth table, a column lists the resistor values (rn) and their corresponding resistances (Ω).

Input data	D _{X7}	D _{X6}	D _{X5}	D _{X4}	D _{X3}	D _{X2}	D _{X1}	D _{X0}	Output voltage
40H	0	1	0	0	0	0	0	0	V _{64'} V4
41H	0	1	0	0	0	0	0	1	V _{65'} V4+(V3-V4)X 32 / 1772
42H	0	1	0	0	0	0	1	0	V _{66'} V4+(V3-V4)X 64 / 1772
43H	0	1	0	0	0	0	1	1	V _{67'} V4+(V3-V4)X 96 / 1772
44H	0	1	0	0	0	1	0	0	V _{68'} V4+(V3-V4)X 128 / 1772
45H	0	1	0	0	0	1	0	1	V _{69'} V4+(V3-V4)X 160 / 1772
46H	0	1	0	0	0	1	1	0	V _{70'} V4+(V3-V4)X 192 / 1772
47H	0	1	0	0	0	1	1	1	V _{71'} V4+(V3-V4)X 224 / 1772
48H	0	1	0	0	1	0	0	0	V _{72'} V4+(V3-V4)X 254 / 1772
49H	0	1	0	0	1	0	0	1	V _{73'} V4+(V3-V4)X 284 / 1772
4AH	0	1	0	0	1	0	1	0	V _{74'} V4+(V3-V4)X 314 / 1772
4BH	0	1	0	0	1	0	1	1	V _{75'} V4+(V3-V4)X 344 / 1772
4CH	0	1	0	0	1	1	0	0	V _{76'} V4+(V3-V4)X 374 / 1772
4DH	0	1	0	0	1	1	0	1	V _{77'} V4+(V3-V4)X 404 / 1772
4EH	0	1	0	0	1	1	1	0	V _{78'} V4+(V3-V4)X 434 / 1772
4FH	0	1	0	0	1	1	1	1	V _{79'} V4+(V3-V4)X 464 / 1772
50H	0	1	0	1	0	0	0	0	V _{80'} V4+(V3-V4)X 494 / 1772
51H	0	1	0	1	0	0	0	1	V _{81'} V4+(V3-V4)X 524 / 1772
52H	0	1	0	1	0	0	1	0	V _{82'} V4+(V3-V4)X 552 / 1772
53H	0	1	0	1	0	0	1	1	V _{83'} V4+(V3-V4)X 580 / 1772
54H	0	1	0	1	0	1	0	0	V _{84'} V4+(V3-V4)X 608 / 1772
55H	0	1	0	1	0	1	0	1	V _{85'} V4+(V3-V4)X 636 / 1772
56H	0	1	0	1	0	1	1	0	V _{86'} V4+(V3-V4)X 664 / 1772
57H	0	1	0	1	0	1	1	1	V _{87'} V4+(V3-V4)X 692 / 1772
58H	0	1	0	1	1	0	0	0	V _{88'} V4+(V3-V4)X 720 / 1772
59H	0	1	0	1	1	0	0	1	V _{89'} V4+(V3-V4)X 748 / 1772
5AH	0	1	0	1	1	0	1	0	V _{90'} V4+(V3-V4)X 776 / 1772
5BH	0	1	0	1	1	0	1	1	V _{91'} V4+(V3-V4)X 804 / 1772
5CH	0	1	0	1	1	1	0	0	V _{92'} V4+(V3-V4)X 832 / 1772
5DH	0	1	0	1	1	1	0	1	V _{93'} V4+(V3-V4)X 860 / 1772
5EH	0	1	0	1	1	1	1	0	V _{94'} V4+(V3-V4)X 888 / 1772
5FH	0	1	0	1	1	1	1	1	V _{95'} V4+(V3-V4)X 914 / 1772
60H	0	1	1	0	0	0	0	0	V _{96'} V4+(V3-V4)X 940 / 1772
61H	0	1	1	0	0	0	0	1	V _{97'} V4+(V3-V4)X 966 / 1772
62H	0	1	1	0	0	0	1	0	V _{98'} V4+(V3-V4)X 992 / 1772
63H	0	1	1	0	0	0	1	1	V _{99'} V4+(V3-V4)X 1018 / 1772
64H	0	1	1	0	0	1	0	0	V _{100'} V4+(V3-V4)X 1044 / 1772
65H	0	1	1	0	0	1	0	1	V _{101'} V4+(V3-V4)X 1070 / 1772
66H	0	1	1	0	0	1	1	0	V _{102'} V4+(V3-V4)X 1096 / 1772
67H	0	1	1	0	0	1	1	1	V _{103'} V4+(V3-V4)X 1122 / 1772
68H	0	1	1	0	1	0	0	0	V _{104'} V4+(V3-V4)X 1148 / 1772
69H	0	1	1	0	1	0	0	1	V _{105'} V4+(V3-V4)X 1174 / 1772
6AH	0	1	1	0	1	0	1	0	V _{106'} V4+(V3-V4)X 1200 / 1772
6BH	0	1	1	0	1	0	1	1	V _{107'} V4+(V3-V4)X 1226 / 1772
6CH	0	1	1	0	1	1	0	0	V _{108'} V4+(V3-V4)X 1252 / 1772
6DH	0	1	1	0	1	1	0	1	V _{109'} V4+(V3-V4)X 1278 / 1772
6EH	0	1	1	0	1	1	1	0	V _{110'} V4+(V3-V4)X 1304 / 1772
6FH	0	1	1	0	1	1	1	1	V _{111'} V4+(V3-V4)X 1330 / 1772
70H	0	1	1	1	0	0	0	0	V _{112'} V4+(V3-V4)X 1356 / 1772
71H	0	1	1	1	0	0	0	1	V _{113'} V4+(V3-V4)X 1382 / 1772
72H	0	1	1	1	0	0	1	0	V _{114'} V4+(V3-V4)X 1408 / 1772
73H	0	1	1	1	0	0	1	1	V _{115'} V4+(V3-V4)X 1434 / 1772
74H	0	1	1	1	0	1	0	0	V _{116'} V4+(V3-V4)X 1460 / 1772
75H	0	1	1	1	0	1	0	1	V _{117'} V4+(V3-V4)X 1486 / 1772
76H	0	1	1	1	0	1	1	0	V _{118'} V4+(V3-V4)X 1512 / 1772
77H	0	1	1	1	0	1	1	1	V _{119'} V4+(V3-V4)X 1538 / 1772
78H	0	1	1	1	1	0	0	0	V _{120'} V4+(V3-V4)X 1564 / 1772
79H	0	1	1	1	1	0	0	1	V _{121'} V4+(V3-V4)X 1590 / 1772
7AH	0	1	1	1	1	0	1	0	V _{122'} V4+(V3-V4)X 1616 / 1772
7BH	0	1	1	1	1	0	1	1	V _{123'} V4+(V3-V4)X 1642 / 1772
7CH	0	1	1	1	1	1	0	0	V _{124'} V4+(V3-V4)X 1668 / 1772
7DH	0	1	1	1	1	1	1	0	V _{125'} V4+(V3-V4)X 1694 / 1772
7EH	0	1	1	1	1	1	1	0	V _{126'} V4+(V3-V4)X 1720 / 1772
7FH	0	1	1	1	1	1	1	1	V _{127'} V4+(V3-V4)X 1746 / 1772

r _n	(Ω)
r63	32
r64	32
r65	32
r66	32
r67	32
r68	32
r69	32
r70	30
r71	30
r72	30
r73	30
r74	30
r75	30
r76	30
r77	30
r78	30
r79	30
r80	28
r81	28
r82	28
r83	28
r84	28
r85	28
r86	28
r87	28
r88	28
r89	28
r90	28
r91	28
r92	28
r93	26
r94	26
r95	26
r96	26
r97	26
r98	26
r99	26
r100	26
r101	26
r102	26
r103	26
r104	26
r105	26
r106	26
r107	26
r108	26
r109	26
r110	26
r111	26
r112	26
r113	26
r114	26
r115	26
r116	26
r117	26
r118	26
r119	26
r120	26
r121	26
r122	26
r123	26
r124	26
r125	26
r126	26

★

Figure 5-2. Relationship between Input Data and Output Voltage (3/4)

 $V_{DD2} - 0.2 \leq V_0 > V_1 > V_2 > V_3 > V_4 > V_5 > V_6 > V_7 \geq 0.5 \text{ V}$, $V_{DD2} + 0.5 \text{ V}$, $POL21/22 = L$ 

Input data	D_{x7}	D_{x6}	D_{x5}	D_{x4}	D_{x3}	D_{x2}	D_{x1}	D_{x0}	Output voltage	
80H	1	0	0	0	0	0	0	0	V_{128}'	V_3
81H	1	0	0	0	0	0	0	1	V_{129}'	$V_3 + (V_2-V_3) X$
82H	1	0	0	0	0	0	1	0	V_{130}'	$V_3 + (V_2-V_3) X$
83H	1	0	0	0	0	0	1	1	V_{131}'	$V_3 + (V_2-V_3) X$
84H	1	0	0	0	0	1	0	0	V_{132}'	$V_3 + (V_2-V_3) X$
85H	1	0	0	0	0	1	0	1	V_{133}'	$V_3 + (V_2-V_3) X$
86H	1	0	0	0	0	1	1	0	V_{134}'	$V_3 + (V_2-V_3) X$
87H	1	0	0	0	0	1	1	1	V_{135}'	$V_3 + (V_2-V_3) X$
88H	1	0	0	0	1	0	0	0	V_{136}'	$V_3 + (V_2-V_3) X$
89H	1	0	0	0	1	0	0	1	V_{137}'	$V_3 + (V_2-V_3) X$
8AH	1	0	0	0	1	0	1	0	V_{138}'	$V_3 + (V_2-V_3) X$
8BH	1	0	0	0	1	0	1	1	V_{139}'	$V_3 + (V_2-V_3) X$
8CH	1	0	0	0	1	1	0	0	V_{140}'	$V_3 + (V_2-V_3) X$
8DH	1	0	0	0	1	1	0	1	V_{141}'	$V_3 + (V_2-V_3) X$
8EH	1	0	0	0	1	1	1	0	V_{142}'	$V_3 + (V_2-V_3) X$
8FH	1	0	0	0	1	1	1	1	V_{143}'	$V_3 + (V_2-V_3) X$
90H	1	0	0	1	0	0	0	0	V_{144}'	$V_3 + (V_2-V_3) X$
91H	1	0	0	1	0	0	0	1	V_{145}'	$V_3 + (V_2-V_3) X$
92H	1	0	0	1	0	0	1	0	V_{146}'	$V_3 + (V_2-V_3) X$
93H	1	0	0	1	0	0	1	1	V_{147}'	$V_3 + (V_2-V_3) X$
94H	1	0	0	1	0	1	0	0	V_{148}'	$V_3 + (V_2-V_3) X$
95H	1	0	0	1	0	1	0	1	V_{149}'	$V_3 + (V_2-V_3) X$
96H	1	0	0	1	0	1	1	0	V_{150}'	$V_3 + (V_2-V_3) X$
97H	1	0	0	1	0	1	1	1	V_{151}'	$V_3 + (V_2-V_3) X$
98H	1	0	0	1	1	0	0	0	V_{152}'	$V_3 + (V_2-V_3) X$
99H	1	0	0	1	1	0	0	1	V_{153}'	$V_3 + (V_2-V_3) X$
9AH	1	0	0	1	1	0	1	0	V_{154}'	$V_3 + (V_2-V_3) X$
9BH	1	0	0	1	1	0	1	1	V_{155}'	$V_3 + (V_2-V_3) X$
9CH	1	0	0	1	1	1	0	0	V_{156}'	$V_3 + (V_2-V_3) X$
9DH	1	0	0	1	1	1	0	1	V_{157}'	$V_3 + (V_2-V_3) X$
9EH	1	0	0	1	1	1	1	0	V_{158}'	$V_3 + (V_2-V_3) X$
9FH	1	0	0	1	1	1	1	1	V_{159}'	$V_3 + (V_2-V_3) X$
A0H	1	0	1	0	0	0	0	0	V_{160}'	$V_3 + (V_2-V_3) X$
A1H	1	0	1	0	0	0	0	1	V_{161}'	$V_3 + (V_2-V_3) X$
A2H	1	0	1	0	0	0	1	0	V_{162}'	$V_3 + (V_2-V_3) X$
A3H	1	0	1	0	0	0	1	1	V_{163}'	$V_3 + (V_2-V_3) X$
A4H	1	0	1	0	0	1	0	0	V_{164}'	$V_3 + (V_2-V_3) X$
A5H	1	0	1	0	0	1	0	1	V_{165}'	$V_3 + (V_2-V_3) X$
A6H	1	0	1	0	0	1	1	0	V_{166}'	$V_3 + (V_2-V_3) X$
A7H	1	0	1	0	0	1	1	1	V_{167}'	$V_3 + (V_2-V_3) X$
A8H	1	0	1	0	1	0	0	0	V_{168}'	$V_3 + (V_2-V_3) X$
A9H	1	0	1	0	1	0	0	1	V_{169}'	$V_3 + (V_2-V_3) X$
AAH	1	0	1	0	1	0	1	0	V_{170}'	$V_3 + (V_2-V_3) X$
ABH	1	0	1	0	1	0	1	1	V_{171}'	$V_3 + (V_2-V_3) X$
ACH	1	0	1	0	1	1	0	0	V_{172}'	$V_3 + (V_2-V_3) X$
ADH	1	0	1	0	1	1	0	1	V_{173}'	$V_3 + (V_2-V_3) X$
AEH	1	0	1	0	1	1	1	0	V_{174}'	$V_3 + (V_2-V_3) X$
AFH	1	0	1	0	1	1	1	1	V_{175}'	$V_3 + (V_2-V_3) X$
B0H	1	0	1	1	0	0	0	0	V_{176}'	$V_3 + (V_2-V_3) X$
B1H	1	0	1	1	0	0	0	1	V_{177}'	$V_3 + (V_2-V_3) X$
B2H	1	0	1	1	0	0	1	0	V_{178}'	$V_3 + (V_2-V_3) X$
B3H	1	0	1	1	0	0	1	1	V_{179}'	$V_3 + (V_2-V_3) X$
B4H	1	0	1	1	0	1	0	0	V_{180}'	$V_3 + (V_2-V_3) X$
B5H	1	0	1	1	0	1	0	1	V_{181}'	$V_3 + (V_2-V_3) X$
B6H	1	0	1	1	0	1	1	0	V_{182}'	$V_3 + (V_2-V_3) X$
B7H	1	0	1	1	0	1	1	1	V_{183}'	$V_3 + (V_2-V_3) X$
B8H	1	0	1	1	1	0	0	0	V_{184}'	$V_3 + (V_2-V_3) X$
B9H	1	0	1	1	1	0	0	1	V_{185}'	$V_3 + (V_2-V_3) X$
BAH	1	0	1	1	1	1	0	0	V_{186}'	$V_3 + (V_2-V_3) X$
BBH	1	0	1	1	1	1	0	1	V_{187}'	$V_3 + (V_2-V_3) X$
BCH	1	0	1	1	1	1	0	0	V_{188}'	$V_3 + (V_2-V_3) X$
BDH	1	0	1	1	1	1	0	1	V_{189}'	$V_3 + (V_2-V_3) X$
BEH	1	0	1	1	1	1	1	0	V_{190}'	$V_3 + (V_2-V_3) X$
BFH	1	0	1	1	1	1	1	1	V_{191}'	$V_3 + (V_2-V_3) X$

r_n	(Ω)
r127	26
r128	24
r129	26
r130	24
r131	24
r132	24
r133	24
r134	26
r135	26
r136	26
r137	26
r138	26
r139	26
r140	26
r141	26
r142	26
r143	26
r144	26
r145	26
r146	26
r147	26
r148	26
r149	26
r150	26
r151	26
r152	26
r153	26
r154	26
r155	26
r156	26
r157	26
r158	26
r159	26
r160	26
r161	26
r162	26
r163	26
r164	26
r165	26
r166	26
r167	26
r168	26
r169	26
r170	28
r171	28
r172	28
r173	28
r174	28
r175	28
r176	28
r177	28
r178	28
r179	28
r180	28
r181	28
r182	28
r183	28
r184	30
r185	30
r186	30
r187	30
r188	30
r189	30
r190	30

★

Figure 5-2. Relationship between Input Data and Output Voltage (4/4)

 $V_{DD2} - 0.2 \text{ V} \geq V_0 > V_1 > V_2 > V_3 > V_4 > V_5 > V_6 > V_7 \geq 0.5 \text{ V}$, $V_{DD2} + 0.5 \text{ V}$, $\text{POL21/22} = L$

The table below shows the relationship between Input data (D_{x7} to D_{x0}) and Output voltage (V_{255'} to V_{0'}). The rightmost column provides the resistance values (rn) for each output.

Input data	Output voltage								rn	(Ω)		
	D _{x7}	D _{x6}	D _{x5}	D _{x4}	D _{x3}	D _{x2}	D _{x1}	D _{x0}				
C0H	1	1	0	0	0	0	0	0	V _{192'}	V2	r191	30
C1H	1	1	0	0	0	0	1	0	V _{193'}	V2+(V1-V2) X	r192	30
C2H	1	1	0	0	0	1	0	0	V _{194'}	V2+(V1-V2) X	r193	30
C3H	1	1	0	0	0	0	1	1	V _{195'}	V2+(V1-V2) X	r194	32
C4H	1	1	0	0	0	1	0	0	V _{196'}	V2+(V1-V2) X	r195	32
C5H	1	1	0	0	0	1	0	1	V _{197'}	V2+(V1-V2) X	r196	32
C6H	1	1	0	0	0	1	1	0	V _{198'}	V2+(V1-V2) X	r197	32
C7H	1	1	0	0	0	1	1	1	V _{199'}	V2+(V1-V2) X	r198	32
C8H	1	1	0	0	1	0	0	0	V _{200'}	V2+(V1-V2) X	r199	32
C9H	1	1	0	0	1	0	0	1	V _{201'}	V2+(V1-V2) X	r200	32
CAH	1	1	0	0	1	0	1	0	V _{202'}	V2+(V1-V2) X	r201	34
CBH	1	1	0	0	1	0	1	1	V _{203'}	V2+(V1-V2) X	r202	34
CCH	1	1	0	0	1	1	0	0	V _{204'}	V2+(V1-V2) X	r203	34
CDH	1	1	0	0	1	1	0	1	V _{205'}	V2+(V1-V2) X	r204	34
CEH	1	1	0	0	1	1	1	0	V _{206'}	V2+(V1-V2) X	r205	34
CFH	1	1	0	0	1	1	1	1	V _{207'}	V2+(V1-V2) X	r206	34
D0H	1	1	0	1	0	0	0	0	V _{208'}	V2+(V1-V2) X	r207	36
D1H	1	1	0	1	0	0	0	1	V _{209'}	V2+(V1-V2) X	r208	36
D2H	1	1	0	1	0	0	1	0	V _{210'}	V2+(V1-V2) X	r209	36
D3H	1	1	0	1	0	0	1	1	V _{211'}	V2+(V1-V2) X	r210	36
D4H	1	1	0	1	0	1	0	0	V _{212'}	V2+(V1-V2) X	r211	36
D5H	1	1	0	1	0	1	0	1	V _{213'}	V2+(V1-V2) X	r212	38
D6H	1	1	0	1	0	1	1	0	V _{214'}	V2+(V1-V2) X	r213	38
D7H	1	1	0	1	0	1	1	1	V _{215'}	V2+(V1-V2) X	r214	38
D8H	1	1	0	1	1	0	0	0	V _{216'}	V2+(V1-V2) X	r215	38
D9H	1	1	0	1	1	0	0	1	V _{217'}	V2+(V1-V2) X	r216	40
DAH	1	1	0	1	1	0	1	0	V _{218'}	V2+(V1-V2) X	r217	40
DBH	1	1	0	1	1	0	1	1	V _{219'}	V2+(V1-V2) X	r218	40
DCH	1	1	0	1	1	1	0	0	V _{220'}	V2+(V1-V2) X	r219	42
DDH	1	1	0	1	1	1	0	1	V _{221'}	V2+(V1-V2) X	r220	42
DEH	1	1	0	1	1	1	1	0	V _{222'}	V2+(V1-V2) X	r221	42
DFH	1	1	0	1	1	1	1	1	V _{223'}	V2+(V1-V2) X	r222	44
E0H	1	1	1	0	0	0	0	0	V _{224'}	V2+(V1-V2) X	r223	44
E1H	1	1	1	0	0	0	0	1	V _{225'}	V2+(V1-V2) X	r224	44
E2H	1	1	1	0	0	0	1	0	V _{226'}	V2+(V1-V2) X	r225	46
E3H	1	1	1	0	0	0	0	1	V _{227'}	V2+(V1-V2) X	r226	46
E4H	1	1	1	0	0	1	0	0	V _{228'}	V2+(V1-V2) X	r227	48
E5H	1	1	1	0	0	1	0	1	V _{229'}	V2+(V1-V2) X	r228	48
E6H	1	1	1	0	0	1	1	0	V _{230'}	V2+(V1-V2) X	r229	50
E7H	1	1	1	0	0	1	1	1	V _{231'}	V2+(V1-V2) X	r230	50
E8H	1	1	1	0	1	0	0	0	V _{232'}	V2+(V1-V2) X	r231	52
E9H	1	1	1	0	1	0	0	1	V _{233'}	V2+(V1-V2) X	r232	52
EAH	1	1	1	0	1	0	1	0	V _{234'}	V2+(V1-V2) X	r233	54
EBH	1	1	1	0	1	0	1	1	V _{235'}	V2+(V1-V2) X	r234	56
ECH	1	1	1	0	1	1	0	0	V _{236'}	V2+(V1-V2) X	r235	56
EDH	1	1	1	0	1	1	0	1	V _{237'}	V2+(V1-V2) X	r236	58
EEH	1	1	1	0	1	1	1	0	V _{238'}	V2+(V1-V2) X	r237	60
EFH	1	1	1	0	1	1	1	1	V _{239'}	V2+(V1-V2) X	r238	62
F0H	1	1	1	1	0	0	0	0	V _{240'}	V1	r239	64
F1H	1	1	1	1	1	0	0	1	V _{241'}	V1+(V0-V1) X	r240	66
F2H	1	1	1	1	1	0	0	1	V _{242'}	V1+(V0-V1) X	r241	68
F3H	1	1	1	1	1	0	0	1	V _{243'}	V1+(V0-V1) X	r242	70
F4H	1	1	1	1	1	0	1	0	V _{244'}	V1+(V0-V1) X	r243	72
F5H	1	1	1	1	1	0	1	0	V _{245'}	V1+(V0-V1) X	r244	76
F6H	1	1	1	1	1	0	1	1	V _{246'}	V1+(V0-V1) X	r245	80
F7H	1	1	1	1	1	0	1	1	V _{247'}	V1+(V0-V1) X	r246	82
F8H	1	1	1	1	1	1	0	0	V _{248'}	V1+(V0-V1) X	r247	86
F9H	1	1	1	1	1	1	0	0	V _{249'}	V1+(V0-V1) X	r248	92
FAH	1	1	1	1	1	1	0	1	V _{250'}	V1+(V0-V1) X	r249	98
FBH	1	1	1	1	1	1	0	1	V _{251'}	V1+(V0-V1) X	r250	104
FDH	1	1	1	1	1	1	1	0	V _{252'}	V1+(V0-V1) X	r251	112
FEH	1	1	1	1	1	1	1	0	V _{254'}	V1+(V0-V1) X	r252	120
FFH	1	1	1	1	1	1	1	1	V _{255'}	V0	r253	132
									TOTAL	10280		

★

Figure 5-3. Relationship between Input Data and Output Voltage (1/4)

0.5 V_{DD2}–0.5 V ≥ V₈ > V₉ > V₁₀ > V₁₁ > V₁₂ > V₁₃ > V₁₄ > V₁₅ ≥ V_{SS2}+0.2 V, POL21/22 = L

The diagram illustrates the relationship between input data and output voltage for the first 256 output channels. Inputs V₈ through V₁₅ are connected to switches r₀ through r₂₅₃, which control the selection of output voltages V_{0''} through V_{255''}. The central table provides the mapping for each 8-bit input combination. To the right, a column lists resistors r_n and their corresponding values in ohms.

Input data	Output voltage								rn	(Ω)	
	Dx ₇	Dx ₆	Dx ₅	Dx ₄	Dx ₃	Dx ₂	Dx ₁	Dx ₀			
00H	0	0	0	0	0	0	0	V _{0''}	V ₈	r ₀	86
01H	0	0	0	0	0	0	1	V _{1''}	V ₉	r ₁	86
02H	0	0	0	0	0	1	0	V _{2''}	V _{10+(V9-V10) X} 2120 / 2206	r ₂	86
03H	0	0	0	0	0	1	1	V _{3''}	V _{10+(V9-V10) X} 2034 / 2206	r ₃	86
04H	0	0	0	0	0	1	0	V _{4''}	V _{10+(V9-V10) X} 1948 / 2206	r ₄	86
05H	0	0	0	0	0	1	0	V _{5''}	V _{10+(V9-V10) X} 1862 / 2206	r ₅	84
06H	0	0	0	0	0	1	1	V _{6''}	V _{10+(V9-V10) X} 1776 / 2206	r ₆	84
07H	0	0	0	0	0	1	1	V _{7''}	V _{10+(V9-V10) X} 1692 / 2206	r ₇	82
08H	0	0	0	0	1	0	0	V _{8''}	V _{10+(V9-V10) X} 1608 / 2206	r ₈	82
09H	0	0	0	0	1	0	1	V _{9''}	V _{10+(V9-V10) X} 1526 / 2206	r ₉	80
0AH	0	0	0	0	1	0	1	V _{10''}	V _{10+(V9-V10) X} 1444 / 2206	r ₁₀	78
0BH	0	0	0	0	1	0	1	V _{11''}	V _{10+(V9-V10) X} 1364 / 2206	r ₁₁	78
0CH	0	0	0	0	1	1	0	V _{12''}	V _{10+(V9-V10) X} 1286 / 2206	r ₁₂	76
0DH	0	0	0	0	1	1	0	V _{13''}	V _{10+(V9-V10) X} 1208 / 2206	r ₁₃	74
0EH	0	0	0	0	1	1	1	V _{14''}	V _{10+(V9-V10) X} 1132 / 2206	r ₁₄	74
0FH	0	0	0	0	1	1	1	V _{15''}	V _{10+(V9-V10) X} 1058 / 2206	r ₁₅	72
10H	0	0	0	1	0	0	0	V _{16''}	V _{10+(V9-V10) X} 984 / 2206	r ₁₆	70
11H	0	0	0	1	0	0	0	V _{17''}	V _{10+(V9-V10) X} 912 / 2206	r ₁₇	68
12H	0	0	0	1	0	0	1	V _{18''}	V _{10+(V9-V10) X} 842 / 2206	r ₁₈	68
13H	0	0	0	1	0	0	1	V _{19''}	V _{10+(V9-V10) X} 774 / 2206	r ₁₉	66
14H	0	0	0	1	0	1	0	V _{20''}	V _{10+(V9-V10) X} 706 / 2206	r ₂₀	64
15H	0	0	0	1	0	1	0	V _{21''}	V _{10+(V9-V10) X} 640 / 2206	r ₂₁	64
16H	0	0	0	1	0	1	0	V _{22''}	V _{10+(V9-V10) X} 576 / 2206	r ₂₂	62
17H	0	0	0	1	0	1	1	V _{23''}	V _{10+(V9-V10) X} 512 / 2206	r ₂₃	60
18H	0	0	0	1	1	0	0	V _{24''}	V _{10+(V9-V10) X} 450 / 2206	r ₂₄	60
19H	0	0	0	1	1	0	0	V _{25''}	V _{10+(V9-V10) X} 390 / 2206	r ₂₅	58
1AH	0	0	0	1	1	0	1	V _{26''}	V _{10+(V9-V10) X} 330 / 2206	r ₂₆	56
1BH	0	0	0	1	1	0	1	V _{27''}	V _{10+(V9-V10) X} 272 / 2206	r ₂₇	56
1CH	0	0	0	1	1	1	0	V _{28''}	V _{10+(V9-V10) X} 216 / 2206	r ₂₈	54
1DH	0	0	0	1	1	1	0	V _{29''}	V _{10+(V9-V10) X} 160 / 2206	r ₂₉	54
1EH	0	0	0	1	1	1	1	V _{30''}	V _{10+(V9-V10) X} 106 / 2206	r ₃₀	52
1FH	0	0	0	1	1	1	1	V _{31''}	V _{10+(V9-V10) X} 52 / 2206	r ₃₁	52
20H	0	0	1	0	0	0	0	V _{32''}	V ₁₀	r ₃₂	50
21H	0	0	1	0	0	0	0	V _{33''}	V _{11+(V10-V11) X} 1252 / 1304	r ₃₃	50
22H	0	0	1	0	0	0	1	V _{34''}	V _{11+(V10-V11) X} 1202 / 1304	r ₃₄	48
23H	0	0	1	0	0	0	1	V _{35''}	V _{11+(V10-V11) X} 1152 / 1304	r ₃₅	48
24H	0	0	1	0	0	1	0	V _{36''}	V _{11+(V10-V11) X} 1104 / 1304	r ₃₆	46
25H	0	0	1	0	0	1	0	V _{37''}	V _{11+(V10-V11) X} 1056 / 1304	r ₃₇	46
26H	0	0	1	0	0	1	1	V _{38''}	V _{11+(V10-V11) X} 1010 / 1304	r ₃₈	46
27H	0	0	1	0	0	1	1	V _{39''}	V _{11+(V10-V11) X} 964 / 1304	r ₃₉	44
28H	0	0	1	0	1	0	0	V _{40''}	V _{11+(V10-V11) X} 918 / 1304	r ₄₀	44
29H	0	0	1	0	1	0	0	V _{41''}	V _{11+(V10-V11) X} 874 / 1304	r ₄₁	44
2AH	0	0	1	0	1	0	1	V _{42''}	V _{11+(V10-V11) X} 830 / 1304	r ₄₂	42
2BH	0	0	1	0	1	0	1	V _{43''}	V _{11+(V10-V11) X} 786 / 1304	r ₄₃	42
2CH	0	0	1	0	1	1	0	V _{44''}	V _{11+(V10-V11) X} 744 / 1304	r ₄₄	42
2DH	0	0	1	0	1	1	0	V _{45''}	V _{11+(V10-V11) X} 702 / 1304	r ₄₅	40
2EH	0	0	1	0	1	1	1	V _{46''}	V _{11+(V10-V11) X} 660 / 1304	r ₄₆	40
2FH	0	0	1	0	1	1	1	V _{47''}	V _{11+(V10-V11) X} 620 / 1304	r ₄₇	40
30H	0	0	1	1	0	0	0	V _{48''}	V _{11+(V10-V11) X} 580 / 1304	r ₄₈	40
31H	0	0	1	1	0	0	0	V _{49''}	V _{11+(V10-V11) X} 540 / 1304	r ₄₉	38
32H	0	0	1	1	0	0	1	V _{50''}	V _{11+(V10-V11) X} 500 / 1304	r ₅₀	38
33H	0	0	1	1	0	0	1	V _{51''}	V _{11+(V10-V11) X} 462 / 1304	r ₅₁	38
34H	0	0	1	1	0	1	0	V _{52''}	V _{11+(V10-V11) X} 424 / 1304	r ₅₂	38
35H	0	0	1	1	0	1	0	V _{53''}	V _{11+(V10-V11) X} 386 / 1304	r ₅₃	36
36H	0	0	1	1	0	1	1	V _{54''}	V _{11+(V10-V11) X} 348 / 1304	r ₅₄	36
37H	0	0	1	1	0	1	1	V _{55''}	V _{11+(V10-V11) X} 312 / 1304	r ₅₅	36
38H	0	0	1	1	1	0	0	V _{56''}	V _{11+(V10-V11) X} 276 / 1304	r ₅₆	36
39H	0	0	1	1	1	0	0	V _{57''}	V _{11+(V10-V11) X} 240 / 1304	r ₅₇	34
3AH	0	0	1	1	1	0	1	V _{58''}	V _{11+(V10-V11) X} 204 / 1304	r ₅₈	34
3BH	0	0	1	1	1	0	1	V _{59''}	V _{11+(V10-V11) X} 170 / 1304	r ₅₉	34
3CH	0	0	1	1	1	1	0	V _{60''}	V _{11+(V10-V11) X} 136 / 1304	r ₆₀	34
3DH	0	0	1	1	1	1	0	V _{61''}	V _{11+(V10-V11) X} 102 / 1304	r ₆₁	34
3EH	0	0	1	1	1	1	1	V _{62''}	V _{11+(V10-V11) X} 68 / 1304	r ₆₂	34
3FH	0	0	1	1	1	1	1	V _{63''}	V _{11+(V10-V11) X} 34 / 1304		

★

Figure 5-3. Relationship between Input Data and Output Voltage (2/4)

0.5 V_{DD2}–0.5 V ≥ V₈ > V₉ > V₁₀ > V₁₁ > V₁₂ > V₁₃ > V₁₄ > V₁₅ ≥ V_{SS2}+0.2 V, POL21/22 = L

	Input data	D _{x7}	D _{x6}	D _{x5}	D _{x4}	D _{x3}	D _{x2}	D _{x1}	D _{x0}	Output voltage	r _n	(Ω)	
V ₈	40H	0	1	0	0	0	0	0	0	V _{64"}	V ₁₁	r63	32
	41H	0	1	0	0	0	0	0	1	V _{65"}	V _{12+(V11-V12) X} 1740 / 1772	r64	32
V ₉	42H	0	1	0	0	0	0	1	0	V _{66"}	V _{12+(V11-V12) X} 1708 / 1772	r65	32
f ₀	43H	0	1	0	0	0	0	1	1	V _{67"}	V _{12+(V11-V12) X} 1676 / 1772	r66	32
	44H	0	1	0	0	0	1	0	0	V _{68"}	V _{12+(V11-V12) X} 1644 / 1772	r67	32
f ₁	45H	0	1	0	0	0	1	0	1	V _{69"}	V _{12+(V11-V12) X} 1612 / 1772	r68	32
	46H	0	1	0	0	0	1	1	0	V _{70"}	V _{12+(V11-V12) X} 1580 / 1772	r69	32
f ₂	47H	0	1	0	0	0	1	1	1	V _{71"}	V _{12+(V11-V12) X} 1548 / 1772	r70	30
	48H	0	1	0	0	1	0	0	0	V _{72"}	V _{12+(V11-V12) X} 1518 / 1772	r71	30
f ₃	49H	0	1	0	0	1	0	0	1	V _{73"}	V _{12+(V11-V12) X} 1488 / 1772	r72	30
	4AH	0	1	0	0	1	0	1	0	V _{74"}	V _{12+(V11-V12) X} 1458 / 1772	r73	30
f ₄	4BH	0	1	0	0	1	0	1	1	V _{75"}	V _{12+(V11-V12) X} 1428 / 1772	r74	30
	4CH	0	1	0	0	1	1	0	0	V _{76"}	V _{12+(V11-V12) X} 1398 / 1772	r75	30
f ₂₉	4DH	0	1	0	0	1	1	0	1	V _{77"}	V _{12+(V11-V12) X} 1368 / 1772	r76	30
	4EH	0	1	0	0	1	1	1	0	V _{78"}	V _{12+(V11-V12) X} 1338 / 1772	r77	30
f ₃₀	4FH	0	1	0	0	1	1	1	1	V _{79"}	V _{12+(V11-V12) X} 1308 / 1772	r78	30
	50H	0	1	0	1	0	0	0	0	V _{80"}	V _{12+(V11-V12) X} 1278 / 1772	r79	30
f ₃₁	51H	0	1	0	1	0	0	0	1	V _{81"}	V _{12+(V11-V12) X} 1248 / 1772	r80	28
	52H	0	1	0	1	0	0	1	0	V _{82"}	V _{12+(V11-V12) X} 1220 / 1772	r81	28
f ₃₂	53H	0	1	0	1	0	0	1	1	V _{83"}	V _{12+(V11-V12) X} 1192 / 1772	r82	28
	54H	0	1	0	1	0	1	0	0	V _{84"}	V _{12+(V11-V12) X} 1164 / 1772	r83	28
f ₂₉	55H	0	1	0	1	0	1	0	1	V _{85"}	V _{12+(V11-V12) X} 1136 / 1772	r84	28
	56H	0	1	0	1	0	1	1	0	V _{86"}	V _{12+(V11-V12) X} 1108 / 1772	r85	28
f ₃₀	57H	0	1	0	1	0	1	1	1	V _{87"}	V _{12+(V11-V12) X} 1080 / 1772	r86	28
	58H	0	1	0	1	1	0	0	0	V _{88"}	V _{12+(V11-V12) X} 1052 / 1772	r87	28
f ₃₁	59H	0	1	0	1	1	0	0	1	V _{89"}	V _{12+(V11-V12) X} 1024 / 1772	r88	28
	5AH	0	1	0	1	1	0	1	0	V _{90"}	V _{12+(V11-V12) X} 996 / 1772	r89	28
f ₃₂	5BH	0	1	0	1	1	0	1	1	V _{91"}	V _{12+(V11-V12) X} 968 / 1772	r90	28
	5CH	0	1	0	1	1	1	0	0	V _{92"}	V _{12+(V11-V12) X} 940 / 1772	r91	28
f ₂₉	5DH	0	1	0	1	1	1	0	1	V _{93"}	V _{12+(V11-V12) X} 912 / 1772	r92	28
	5EH	0	1	0	1	1	1	1	0	V _{94"}	V _{12+(V11-V12) X} 884 / 1772	r93	26
f ₃₀	5FH	0	1	0	1	1	1	1	1	V _{95"}	V _{12+(V11-V12) X} 858 / 1772	r94	26
	60H	0	1	1	0	0	0	0	0	V _{96"}	V _{12+(V11-V12) X} 832 / 1772	r95	26
f ₃₁	61H	0	1	1	0	0	0	0	1	V _{97"}	V _{12+(V11-V12) X} 806 / 1772	r96	26
	62H	0	1	1	0	0	0	1	0	V _{98"}	V _{12+(V11-V12) X} 780 / 1772	r97	26
f ₂₉	63H	0	1	1	0	0	0	1	1	V _{99"}	V _{12+(V11-V12) X} 754 / 1772	r98	26
	64H	0	1	1	0	0	1	0	0	V _{100"}	V _{12+(V11-V12) X} 728 / 1772	r99	26
f ₃₀	65H	0	1	1	0	0	1	0	1	V _{101"}	V _{12+(V11-V12) X} 702 / 1772	r100	26
	66H	0	1	1	0	0	1	1	0	V _{102"}	V _{12+(V11-V12) X} 676 / 1772	r101	26
f ₃₁	67H	0	1	1	0	0	1	1	1	V _{103"}	V _{12+(V11-V12) X} 650 / 1772	r102	26
	68H	0	1	1	0	1	0	0	0	V _{104"}	V _{12+(V11-V12) X} 624 / 1772	r103	26
f ₂₉	69H	0	1	1	0	1	0	0	1	V _{105"}	V _{12+(V11-V12) X} 598 / 1772	r104	26
	6AH	0	1	1	0	1	0	1	0	V _{106"}	V _{12+(V11-V12) X} 572 / 1772	r105	26
f ₃₀	6BH	0	1	1	0	1	0	1	1	V _{107"}	V _{12+(V11-V12) X} 546 / 1772	r106	26
	6CH	0	1	1	0	1	1	0	0	V _{108"}	V _{12+(V11-V12) X} 520 / 1772	r107	26
f ₃₁	6DH	0	1	1	0	1	1	1	0	V _{109"}	V _{12+(V11-V12) X} 494 / 1772	r108	26
	6EH	0	1	1	0	1	1	1	1	V _{110"}	V _{12+(V11-V12) X} 468 / 1772	r109	26
f ₂₉	6FH	0	1	1	0	1	1	1	1	V _{111"}	V _{12+(V11-V12) X} 442 / 1772	r110	26
	70H	0	1	1	1	0	0	0	0	V _{112"}	V _{12+(V11-V12) X} 416 / 1772	r111	26
f ₃₀	71H	0	1	1	1	0	0	0	1	V _{113"}	V _{12+(V11-V12) X} 390 / 1772	r112	26
	72H	0	1	1	1	0	0	1	0	V _{114"}	V _{12+(V11-V12) X} 364 / 1772	r113	26
f ₃₁	73H	0	1	1	1	0	0	1	1	V _{115"}	V _{12+(V11-V12) X} 338 / 1772	r114	26
	74H	0	1	1	1	0	1	0	0	V _{116"}	V _{12+(V11-V12) X} 312 / 1772	r115	26
f ₂₉	75H	0	1	1	1	0	1	0	1	V _{117"}	V _{12+(V11-V12) X} 286 / 1772	r116	26
	76H	0	1	1	1	0	1	1	0	V _{118"}	V _{12+(V11-V12) X} 260 / 1772	r117	26
f ₃₀	77H	0	1	1	1	0	1	1	1	V _{119"}	V _{12+(V11-V12) X} 234 / 1772	r118	26
	78H	0	1	1	1	1	0	0	0	V _{120"}	V _{12+(V11-V12) X} 208 / 1772	r119	26
f ₃₁	79H	0	1	1	1	1	0	0	1	V _{121"}	V _{12+(V11-V12) X} 182 / 1772	r120	26
	7AH	0	1	1	1	1	0	1	0	V _{122"}	V _{12+(V11-V12) X} 156 / 1772	r121	26
f ₂₉	7BH	0	1	1	1	1	0	1	1	V _{123"}	V _{12+(V11-V12) X} 130 / 1772	r122	26
	7CH	0	1	1	1	1	1	0	0	V _{124"}	V _{12+(V11-V12) X} 104 / 1772	r123	26
f ₃₀	7DH	0	1	1	1	1	1	1	0	V _{125"}	V _{12+(V11-V12) X} 78 / 1772	r124	26
	7EH	0	1	1	1	1	1	1	0	V _{126"}	V _{12+(V11-V12) X} 52 / 1772	r125	26
f ₃₁	7FH	0	1	1	1	1	1	1	1	V _{127"}	V _{12+(V11-V12) X} 26 / 1772	r126	26

★

Figure 5-3. Relationship between Input Data and Output Voltage (3/4)

 $0.5 \text{ V}_{\text{DD}2} - 0.5 \text{ V} \geq V_8 > V_9 > V_{10} > V_{11} > V_{12} > V_{13} > V_{14} > V_{15} \geq V_{\text{SS}2} + 0.2 \text{ V}$, $\text{POL}21/22 = L$

Input data	D _{X7}	D _{X6}	D _{X5}	D _{X4}	D _{X3}	D _{X2}	D _{X1}	D _{X0}	Output voltage		r _n	(Ω)
	80H	1	0	0	0	0	0	0	V _{128"}	V ₁₂	r127	26
V ₈									V _{129"}	V _{13+(V12-V13) X}	1684	/ 1710
V ₉	81H	1	0	0	0	0	0	1	V _{130"}	V _{13+(V12-V13) X}	1660	/ 1710
r ₀	82H	1	0	0	0	0	1	0	V _{131"}	V _{13+(V12-V13) X}	1634	/ 1710
r ₁	83H	1	0	0	0	0	1	1	V _{132"}	V _{13+(V12-V13) X}	1610	/ 1710
r ₂	84H	1	0	0	0	1	0	0	V _{133"}	V _{13+(V12-V13) X}	1586	/ 1710
r ₃	85H	1	0	0	0	1	0	1	V _{134"}	V _{13+(V12-V13) X}	1562	/ 1710
r ₄	86H	1	0	0	0	1	1	1	V _{135"}	V _{13+(V12-V13) X}	1538	/ 1710
r ₅	87H	1	0	0	0	1	1	1	V _{136"}	V _{13+(V12-V13) X}	1512	/ 1710
r ₆	88H	1	0	0	1	0	0	0	V _{137"}	V _{13+(V12-V13) X}	1486	/ 1710
r ₇	89H	1	0	0	0	1	0	1	V _{138"}	V _{13+(V12-V13) X}	1460	/ 1710
r ₈	8AH	1	0	0	0	1	0	1	V _{139"}	V _{13+(V12-V13) X}	1434	/ 1710
r ₉	8BH	1	0	0	0	1	0	1	V _{140"}	V _{13+(V12-V13) X}	1408	/ 1710
r ₁₀	8CH	1	0	0	0	1	1	0	V _{141"}	V _{13+(V12-V13) X}	1382	/ 1710
r ₁₁	8DH	1	0	0	0	1	1	0	V _{142"}	V _{13+(V12-V13) X}	1356	/ 1710
r ₁₂	8EH	1	0	0	0	1	1	1	V _{143"}	V _{13+(V12-V13) X}	1330	/ 1710
r ₁₃	8FH	1	0	0	0	1	1	1	V _{144"}	V _{13+(V12-V13) X}	1304	/ 1710
r ₁₄	90H	1	0	0	1	0	0	0	V _{145"}	V _{13+(V12-V13) X}	1278	/ 1710
r ₁₅	91H	1	0	0	1	0	0	0	V _{146"}	V _{13+(V12-V13) X}	1252	/ 1710
r ₁₆	92H	1	0	0	1	0	0	1	V _{147"}	V _{13+(V12-V13) X}	1226	/ 1710
r ₁₇	93H	1	0	0	1	0	0	1	V _{148"}	V _{13+(V12-V13) X}	1200	/ 1710
r ₁₈	94H	1	0	0	1	0	1	0	V _{149"}	V _{13+(V12-V13) X}	1174	/ 1710
r ₁₉	95H	1	0	0	1	0	1	0	V _{150"}	V _{13+(V12-V13) X}	1148	/ 1710
r ₂₀	96H	1	0	0	1	0	1	1	V _{151"}	V _{13+(V12-V13) X}	1122	/ 1710
r ₂₁	97H	1	0	0	1	0	1	1	V _{152"}	V _{13+(V12-V13) X}	1096	/ 1710
r ₂₂	98H	1	0	0	1	1	0	0	V _{153"}	V _{13+(V12-V13) X}	1070	/ 1710
r ₂₃	99H	1	0	0	1	1	0	0	V _{154"}	V _{13+(V12-V13) X}	1044	/ 1710
r ₂₄	9AH	1	0	0	1	1	0	1	V _{155"}	V _{13+(V12-V13) X}	1018	/ 1710
r ₂₅	9BH	1	0	0	1	1	0	1	V _{156"}	V _{13+(V12-V13) X}	992	/ 1710
r ₂₆	9CH	1	0	0	1	1	1	0	V _{157"}	V _{13+(V12-V13) X}	966	/ 1710
r ₂₇	9DH	1	0	0	1	1	1	0	V _{158"}	V _{13+(V12-V13) X}	940	/ 1710
r ₂₈	9EH	1	0	0	1	1	1	1	V _{159"}	V _{13+(V12-V13) X}	914	/ 1710
r ₂₉	9FH	1	0	0	1	1	1	1	V _{160"}	V _{13+(V12-V13) X}	888	/ 1710
r ₃₀	A0H	1	0	1	0	0	0	0	V _{161"}	V _{13+(V12-V13) X}	862	/ 1710
r ₃₁	A1H	1	0	1	0	0	0	1	V _{162"}	V _{13+(V12-V13) X}	836	/ 1710
r ₃₂	A2H	1	0	1	0	0	0	1	V _{163"}	V _{13+(V12-V13) X}	810	/ 1710
r ₃₃	A3H	1	0	1	0	0	0	1	V _{164"}	V _{13+(V12-V13) X}	784	/ 1710
r ₃₄	A4H	1	0	1	0	0	1	0	V _{165"}	V _{13+(V12-V13) X}	758	/ 1710
r ₃₅	A5H	1	0	1	0	0	1	0	V _{166"}	V _{13+(V12-V13) X}	732	/ 1710
r ₃₆	A6H	1	0	1	0	0	1	1	V _{167"}	V _{13+(V12-V13) X}	706	/ 1710
r ₃₇	A7H	1	0	1	0	0	1	1	V _{168"}	V _{13+(V12-V13) X}	680	/ 1710
r ₃₈	A8H	1	0	1	0	1	0	0	V _{169"}	V _{13+(V12-V13) X}	654	/ 1710
r ₃₉	A9H	1	0	1	0	1	0	0	V _{170"}	V _{13+(V12-V13) X}	628	/ 1710
r ₄₀	AAH	1	0	1	0	1	0	1	V _{171"}	V _{13+(V12-V13) X}	602	/ 1710
r ₄₁	ABH	1	0	1	0	1	0	1	V _{172"}	V _{13+(V12-V13) X}	574	/ 1710
r ₄₂	ACH	1	0	1	0	1	1	0	V _{173"}	V _{13+(V12-V13) X}	546	/ 1710
r ₄₃	ADH	1	0	1	0	1	1	1	V _{174"}	V _{13+(V12-V13) X}	518	/ 1710
r ₄₄	AEH	1	0	1	0	1	1	1	V _{175"}	V _{13+(V12-V13) X}	490	/ 1710
r ₄₅	AFH	1	0	1	0	1	1	1	V _{176"}	V _{13+(V12-V13) X}	462	/ 1710
r ₄₆	B0H	1	0	1	1	0	0	0	V _{177"}	V _{13+(V12-V13) X}	434	/ 1710
r ₄₇	B1H	1	0	1	1	0	0	0	V _{178"}	V _{13+(V12-V13) X}	406	/ 1710
r ₄₈	B2H	1	0	1	1	0	0	1	V _{179"}	V _{13+(V12-V13) X}	378	/ 1710
r ₄₉	B3H	1	0	1	1	0	0	1	V _{180"}	V _{13+(V12-V13) X}	350	/ 1710
r ₅₀	B4H	1	0	1	1	0	1	0	V _{181"}	V _{13+(V12-V13) X}	322	/ 1710
r ₅₁	B5H	1	0	1	1	0	1	0	V _{182"}	V _{13+(V12-V13) X}	294	/ 1710
r ₅₂	B6H	1	0	1	1	0	1	1	V _{183"}	V _{13+(V12-V13) X}	266	/ 1710
r ₅₃	B7H	1	0	1	1	0	1	1	V _{184"}	V _{13+(V12-V13) X}	238	/ 1710
r ₅₄	B8H	1	0	1	1	1	0	0	V _{185"}	V _{13+(V12-V13) X}	210	/ 1710
r ₅₅	B9H	1	0	1	1	1	0	0	V _{186"}	V _{13+(V12-V13) X}	180	/ 1710
r ₅₆	BAH	1	0	1	1	1	0	1	V _{187"}	V _{13+(V12-V13) X}	150	/ 1710
r ₅₇	BBH	1	0	1	1	1	0	1	V _{188"}	V _{13+(V12-V13) X}	120	/ 1710
r ₅₈	BCH	1	0	1	1	1	1	0	V _{189"}	V _{13+(V12-V13) X}	90	/ 1710
r ₅₉	BDH	1	0	1	1	1	1	0	V _{190"}	V _{13+(V12-V13) X}	60	/ 1710
r ₆₀	BEH	1	0	1	1	1	1	0	V _{191"}	V _{13+(V12-V13) X}	30	/ 1710
r ₆₁	BFH	1	0	1	1	1	1	1	V _{192"}	V _{13+(V12-V13) X}	30	/ 1710

★

Figure 5-3. Relationship between Input Data and Output Voltage (4/4)

0.5 V_{DD2}–0.5 V ≥ V₈ > V₉ > V₁₀ > V₁₁ > V₁₂ > V₁₃ > V₁₄ > V₁₅ ≥ V_{SS2}+0.2 V, POL21/22 = L

The table shows the relationship between input data (D_{x7} to D_{x0}) and output voltage (V_{0''} to V_{255''}). The input data is represented by binary values (0 or 1) for each bit. The output voltage is given as a value followed by a unit indicator (e.g., / 1966). The table is organized into two main sections: Input data and Output voltage.

Input data	D _{x7}	D _{x6}	D _{x5}	D _{x4}	D _{x3}	D _{x2}	D _{x1}	D _{x0}	Output voltage	
C0H	1	1	0	0	0	0	0	0	V _{192''}	V13
C1H	1	1	0	0	0	0	0	1	V _{193''}	V14+(V13-V14) X 1936 / 1966
C2H	1	1	0	0	0	0	1	0	V _{194''}	V14+(V13-V14) X 1906 / 1966
C3H	1	1	0	0	0	0	1	1	V _{195''}	V14+(V13-V14) X 1876 / 1966
C4H	1	1	0	0	0	1	0	0	V _{196''}	V14+(V13-V14) X 1844 / 1966
C5H	1	1	0	0	0	1	0	1	V _{197''}	V14+(V13-V14) X 1812 / 1966
C6H	1	1	0	0	0	1	1	0	V _{198''}	V14+(V13-V14) X 1780 / 1966
C7H	1	1	0	0	0	1	1	1	V _{199''}	V14+(V13-V14) X 1748 / 1966
C8H	1	1	0	0	1	0	0	0	V _{200''}	V14+(V13-V14) X 1716 / 1966
C9H	1	1	0	0	1	0	0	1	V _{201''}	V14+(V13-V14) X 1684 / 1966
CAH	1	1	0	0	1	0	1	0	V _{202''}	V14+(V13-V14) X 1652 / 1966
CBH	1	1	0	0	1	0	1	1	V _{203''}	V14+(V13-V14) X 1618 / 1966
CCH	1	1	0	0	1	1	0	0	V _{204''}	V14+(V13-V14) X 1584 / 1966
CDH	1	1	0	0	1	1	0	1	V _{205''}	V14+(V13-V14) X 1550 / 1966
CEH	1	1	0	0	1	1	1	0	V _{206''}	V14+(V13-V14) X 1516 / 1966
CFH	1	1	0	0	1	1	1	1	V _{207''}	V14+(V13-V14) X 1482 / 1966
D0H	1	1	0	1	0	0	0	0	V _{208''}	V14+(V13-V14) X 1448 / 1966
D1H	1	1	0	1	0	0	0	1	V _{209''}	V14+(V13-V14) X 1412 / 1966
D2H	1	1	0	1	0	0	1	0	V _{210''}	V14+(V13-V14) X 1376 / 1966
D3H	1	1	0	1	0	0	1	1	V _{211''}	V14+(V13-V14) X 1340 / 1966
D4H	1	1	0	1	0	1	0	0	V _{212''}	V14+(V13-V14) X 1304 / 1966
D5H	1	1	0	1	0	1	0	1	V _{213''}	V14+(V13-V14) X 1268 / 1966
D6H	1	1	0	1	0	1	1	0	V _{214''}	V14+(V13-V14) X 1230 / 1966
D7H	1	1	0	1	0	1	1	1	V _{215''}	V14+(V13-V14) X 1192 / 1966
D8H	1	1	0	1	1	0	0	0	V _{216''}	V14+(V13-V14) X 1154 / 1966
D9H	1	1	0	1	1	0	0	1	V _{217''}	V14+(V13-V14) X 1116 / 1966
DAH	1	1	0	1	1	0	1	0	V _{218''}	V14+(V13-V14) X 1076 / 1966
DBH	1	1	0	1	1	0	1	1	V _{219''}	V14+(V13-V14) X 1036 / 1966
DCH	1	1	0	1	1	1	1	0	V _{220''}	V14+(V13-V14) X 996 / 1966
DDH	1	1	0	1	1	1	0	1	V _{221''}	V14+(V13-V14) X 954 / 1966
DEH	1	1	0	1	1	1	1	0	V _{222''}	V14+(V13-V14) X 912 / 1966
DFH	1	1	0	1	1	1	1	1	V _{223''}	V14+(V13-V14) X 870 / 1966
E0H	1	1	1	0	0	0	0	0	V _{224''}	V14+(V13-V14) X 826 / 1966
E1H	1	1	1	0	0	0	0	1	V _{225''}	V14+(V13-V14) X 782 / 1966
E2H	1	1	1	0	0	0	0	1	V _{226''}	V14+(V13-V14) X 738 / 1966
E3H	1	1	1	0	0	0	0	1	V _{227''}	V14+(V13-V14) X 692 / 1966
E4H	1	1	1	0	0	1	0	0	V _{228''}	V14+(V13-V14) X 646 / 1966
E5H	1	1	1	0	0	1	0	1	V _{229''}	V14+(V13-V14) X 598 / 1966
E6H	1	1	1	0	0	1	1	0	V _{230''}	V14+(V13-V14) X 550 / 1966
E7H	1	1	1	0	0	1	1	1	V _{231''}	V14+(V13-V14) X 500 / 1966
E8H	1	1	1	0	1	0	0	0	V _{232''}	V14+(V13-V14) X 450 / 1966
E9H	1	1	1	0	1	0	0	1	V _{233''}	V14+(V13-V14) X 398 / 1966
EAH	1	1	1	0	1	0	1	0	V _{234''}	V14+(V13-V14) X 346 / 1966
EBH	1	1	1	0	1	0	1	1	V _{235''}	V14+(V13-V14) X 292 / 1966
ECH	1	1	1	0	1	1	0	0	V _{236''}	V14+(V13-V14) X 236 / 1966
EDH	1	1	1	0	1	1	0	1	V _{237''}	V14+(V13-V14) X 180 / 1966
EEH	1	1	1	0	1	1	1	0	V _{238''}	V14+(V13-V14) X 122 / 1966
EFH	1	1	1	0	1	1	1	1	V _{239''}	V14+(V13-V14) X 62 / 1966
F0H	1	1	1	1	0	0	0	0	V _{240''}	V14
F1H	1	1	1	1	1	0	0	1	V _{241''}	V15+(V14-V15) X 1258 / 1322
F2H	1	1	1	1	1	0	0	1	V _{242''}	V15+(V14-V15) X 1192 / 1322
F3H	1	1	1	1	1	0	0	1	V _{243''}	V15+(V14-V15) X 1124 / 1322
F4H	1	1	1	1	1	0	1	0	V _{244''}	V15+(V14-V15) X 1054 / 1322
F5H	1	1	1	1	1	0	1	0	V _{245''}	V15+(V14-V15) X 982 / 1322
F6H	1	1	1	1	1	0	1	1	V _{246''}	V15+(V14-V15) X 906 / 1322
F7H	1	1	1	1	1	0	1	1	V _{247''}	V15+(V14-V15) X 826 / 1322
F8H	1	1	1	1	1	1	0	0	V _{248''}	V15+(V14-V15) X 744 / 1322
F9H	1	1	1	1	1	1	0	0	V _{249''}	V15+(V14-V15) X 658 / 1322
FAH	1	1	1	1	1	1	0	1	V _{250''}	V15+(V14-V15) X 566 / 1322
FBH	1	1	1	1	1	1	0	1	V _{251''}	V15+(V14-V15) X 468 / 1322
FCH	1	1	1	1	1	1	1	0	V _{252''}	V15+(V14-V15) X 364 / 1322
FDH	1	1	1	1	1	1	1	0	V _{253''}	V15+(V14-V15) X 252 / 1322
FEH	1	1	1	1	1	1	1	0	V _{254''}	V15+(V14-V15) X 132 / 1322
FFH	1	1	1	1	1	1	1	1	V _{255''}	V15
r219	42									
r220	42									
r221	42									
r222	44									
r223	44									
r224	44									
r225	46									
r226	46									
r227	48									
r228	48									
r229	50									
r230	50									
r231	52									
r232	52									
r233	54									
r234	56									
r235	56									
r236	58									
r237	60									
r238	62									
r239	64									
r240	66									
r241	68									
r242	70									
r243	72									
r244	76									
r245	80									
r246	82									
r247	86									
r248	92									
r249	98									
r250	104									
r251	112									
r252	120									
r253	132									
TOTAL	10280									

6. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT PIN

Data format: 8 bits x 2 RGBs (6 dots)

Input width: 48 bits (2-pixel data)

(1) R./L = H (Right shift)

Output	S ₁	S ₂	S ₃	S ₄	...	S ₃₈₃	S ₃₈₄
Data	D ₀₀ to D ₀₇	D ₁₀ to D ₁₇	D ₂₀ to D ₂₇	D ₃₀ to D ₃₇	...	D ₄₀ to D ₄₇	D ₅₀ to D ₅₇

(2) R./L = L (Left shift)

Output	S ₁	S ₂	S ₃	S ₄	...	S ₃₈₃	S ₃₈₄
Data	D ₀₀ to D ₀₇	D ₁₀ to D ₁₇	D ₂₀ to D ₂₇	D ₃₀ to D ₃₇	...	D ₄₀ to D ₄₇	D ₅₀ to D ₅₇

POL	S _{2n-1} Note	S _{2n} Note
L	V ₀ to V ₇	V ₈ to V ₁₅
H	V ₈ to V ₁₅	V ₀ to V ₇

Note S_{2n-1} (Odd output), S_{2n} (Even output), n = 1, 2, ..., 192.

7. RELATIONSHIP BETWEEN MODE, STB, SRC, ORC, POL, AND OUTPUT WAVEFORM


When the MODE pin is high level or left open and STB is high level, all outputs are reset (shorted) and the gray-scale voltage is output to LCD in synchronization with the falling edge of STB.

When the MODE pin is low level and STB is high level, all outputs became Hi-Z and the gray-scale voltage is output to the LCD in synchronization with the falling edge of STB.


Also, setting the SRC pin to high level allows the bias current value of the output amplifier to rise temporarily, and setting the ORC pin to high level allows the output resistance value of the amplifier to lower temporarily.

For the timing and the processing of STB, SRC, or ORC during a high-level period, We recommend a thorough evaluation of the LCD panel specifications in advance.

(1) When MODE is high level or left open



(2) When MODE is low level



8. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$, $V_{SS1} = V_{SS2} = 0 \text{ V}$)

Parameter	Symbol	Ratings	Unit
Logic part supply voltage	V_{DD1}	−0.5 to +4.0	V
Driver part supply voltage	V_{DD2}	−0.5 to +17.0	V
Logic part input voltage	V_{I1}	−0.5 to $V_{DD1} + 0.5$	V
Driver part input voltage	V_{I2}	−0.5 to $V_{DD2} + 0.5$	V
Logic part output voltage	V_{O1}	−0.5 to $V_{DD1} + 0.5$	V
Driver part output voltage	V_{O2}	−0.5 to $V_{DD2} + 0.5$	V
Operating ambient temperature	T_A	−10 to +75	$^\circ\text{C}$
Storage temperature	T_{stg}	−55 to +125	$^\circ\text{C}$

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Range ($T_A = −10$ to $+75^\circ\text{C}$, $V_{SS1} = V_{SS2} = 0 \text{ V}$)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
★ Logic part supply voltage	V_{DD1}		2.5		3.4	V
★ Driver part supply voltage	V_{DD2}	$V_{SEL} = \text{H}$	12.5	13.0	13.5	V
		$V_{SEL} = \text{L}$ or open	14.5	15.0	15.5	
High-level input voltage	V_{IH}		0.7 V_{DD1}		V_{DD1}	V
Low-level input voltage	V_{IL}		0		0.3 V_{DD1}	V
★ γ -corrected voltage	V_0 to V_7		0.5 $V_{DD2}+0.5$		$V_{DD2}-0.2$	V
		V_8 to V_{15}	0.2		0.5 $V_{DD2}-0.5$	V
Driver part output voltage	V_o		0.2		$V_{DD2}-0.2$	V
★ Clock frequency	f_{CLK}	2.5 V $\leq V_{DD1} \leq$ 3.0 V			55	MHz
		3.0 V $\leq V_{DD1} \leq$ 3.4 V			70	MHz

★ Electrical Characteristics ($T_A = -10$ to $+75^\circ\text{C}$, $V_{DD1} = 2.5$ to 3.4 V, $V_{DD2} = 12.5$ to 15.5 V, $V_{SS1} = V_{SS2} = 0$ V)

Parameter	Symbol	Condition		MIN.	TYP.	MAX.	Unit
Input leakage current	I_{IL}					± 1.0	μA
High-level output voltage	V_{OH}	STHR (STHL), $I_{OH} = 0$ mA		$V_{DD1}-0.1$			V
Low-level output voltage	V_{OL}	STHR (STHL), $I_{OL} = 0$ mA				0.1	V
★ γ -corrected power supply static current consumption	I_γ	$V_{DD2} = 15.0$ V	V_0, V_8	340	681	1020	mA
		V_0 to $V_7 = V_8$ to $V_{15} = 7.0$ V	V_7, V_{15}	-1020	-681	-340	mA
★ Driver output current	I_{VOH}	$V_x = 12$ V, $V_{OUT} = 11$ V <small>Note</small>				-0.40	mA
	I_{VOL}	$V_x = 1$ V, $V_{OUT} = 2$ V <small>Note</small>		0.65			mA
★ Output voltage deviation	ΔV_O	$T_A = 25^\circ\text{C}$ $V_{SS2} + 1.0$ V to $V_{DD2} - 1.0$ V			± 10	± 20	mV
★ Output swing voltage difference deviation	ΔV_{P-P1}	$V_{DD1} = 3.3$ V $V_{DD2} = 15.0$ V	$V_{OUT} = 7.0$ to 8.0 V <small>Note</small>		± 5	± 10	mV
	ΔV_{P-P2}	$T_A = 25^\circ\text{C}$	$V_{OUT} = 4.0$ to 11.0 V <small>Note</small>		± 7	± 15	mV
	ΔV_{P-P3}		$V_{OUT} = 1.0$ to 14.0 V <small>Note</small>		± 10	± 20	mV
★ Logic part dynamic current consumption	I_{DD1}	V_{DD1}			1.3	10	mA
★ Driver part dynamic current consumption	I_{DD2}	V_{DD2} , with no load			12	30	mA

Note V_x refers to the output voltage of analog output pins S₁ to S₃₈₄.

V_{OUT} refers to the voltage applied to analog output pins S₁ to S₃₈₄.

Cautions 1. $f_{STB} = 64$ kHz, $f_{CLK} = 54$ MHz

2. The TYP. values refer to an all black or all white input pattern. The MAX. value refers to the measured values in the dot checkerboard input pattern.
3. Refers to the current consumption per driver when cascades are connected under the assumption of SXGA single-sided mounting (10 units).


★ Switching Characteristics ($T_A = -10$ to $+75^\circ\text{C}$, $V_{DD1} = 2.5$ to 3.4 V, $V_{DD2} = 12.5$ to 15.5 V, $V_{SS1} = V_{SS2} = 0$ V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Start pulse delay time	t_{PLH1}	$C_L = 15 \text{ pF}$			12	ns
Driver output delay time	t_{PLH2} Note	$C_L = 100 \text{ pF}$, $R_L = 10 \text{ k}\Omega$			5	μs
	t_{PLH3} Note				10	μs
	t_{PHL2} Note				5	μs
	t_{PHL3} Note				10	μs
Input capacitance	C_{I1}	logic input, except STHR (STHL), $T_A = 25^\circ\text{C}$		5	10	pF
	C_{I2}	STHR (STHL), $T_A = 25^\circ\text{C}$		10	15	pF

Note t_{PLH2} , t_{PHL2} refer to the arrival time from falling edge of STB to target voltage $\pm 10\%$

t_{PLH3} , t_{PHL3} refer to the arrival time from falling edge of STB to target voltage ± 0.02 V (condition: $V_O = 3.0$ V
 $\leftrightarrow 12.0$ V)

★ Test Condition



★ Timing Requirements ($T_A = -10$ to $+75^\circ\text{C}$, $V_{DD1} = 2.5$ to 3.4 V, $V_{SS1} = 0$ V, $t_r = t_f = 5.0$ ns)


Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
★ Clock pulse width	PW_{CLK}	$2.5 \text{ V} \leq V_{DD1} \leq 3.0 \text{ V}$	18			ns
		$3.0 \text{ V} \leq V_{DD1} \leq 3.4 \text{ V}$	14			
★ Clock pulse high period	$PW_{CLK(H)}$	$2.5 \text{ V} \leq V_{DD1} \leq 3.0 \text{ V}$	6			ns
		$3.0 \text{ V} \leq V_{DD1} \leq 3.4 \text{ V}$	4			
Clock pulse low period	$PW_{CLK(L)}$		4			ns
Data setup time	t_{SETUP1}		0			ns
Data hold time	t_{HOLD1}		4			ns
Start pulse setup time	t_{SETUP2}		0			ns
Start pulse hold time	t_{HOLD2}		4			ns
POL21/22 setup time	t_{SETUP3}		0			ns
POL21/22 hold time	t_{HOLD3}		4			ns
★ STB pulse width	PW_{STB}		1.0			μs
	t_{LDT}		2			CLK
	$t_{CLK-STB}$	$CLK \uparrow \rightarrow STB \uparrow$	4			ns
	$t_{STB-CLK}$	$STB \uparrow \rightarrow CLK \uparrow$	4			ns
	$t_{STB-STH}$	$STB \uparrow \rightarrow STHR (STHL) \uparrow$	2			CLK
	$t_{POL-STB}$	$POL \uparrow \text{ or } \downarrow \rightarrow STB \uparrow$	4			ns
	$t_{STB-POL}$	$STB \downarrow \rightarrow POL \downarrow \text{ or } \uparrow$	4			ns
	$t_{STB-SRC}$	$STB \uparrow \rightarrow SRC \uparrow$	0			ns
	$t_{STB-ORC}$	$STB \downarrow \rightarrow ORC \uparrow$	0			ns

★ Remark Unless otherwise specified, the input level is defined to be $V_{IH} = 0.7 V_{DD1}$, $V_{IL} = 0.3 V_{DD1}$.

Switching Characteristic Waveform


★ (1) R,L= H, MODE = H or open

Unless otherwise specified, V_{IH} , V_{IL} are defined to be $V_{IH} = 0.7 V_{DD1}$, $V_{IL} = 0.3 V_{DD1}$ (Numbers clock and display data are example when in SXGA).



★ (2) R,L=H, MODE = L

Unless otherwise specified, V_{IH} , V_{IL} are defined to be $V_{IH} = 0.7 V_{DD1}$, $V_{IL} = 0.3 V_{DD1}$ (Numbers clock and display data are example when in SXGA).



9. RECOMMENDED MOUNTING CONDITIONS

The following conditions must be met for mounting conditions of the μ PD16721.

For more details, refer to the **Semiconductor Device Mounting Technology Manual (C10535E)**.

Please consult with our sales offices in case other mounting process is used, or in case the mounting is done under different conditions.

μ PD16721N-xxx: TCP (TAB Package)

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350°C, heating for 2 to 3 sec, pressure 100g (per solder).
	ACF (Adhesive Conductive Film)	Temporaly bonding 70 to 100°C, pressure 3 to 8 kg/cm ² , time 3 to 5 sec. Real bonding 165 to 180°C, pressure 25 to 45 kg/cm ² , time 30 to 40 sec (When using the anisotropy conductive film SUMIZAC1003 of Sumitomo Bakelite, Ltd).

Caution To find out the detailed conditions for mounting the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more mounting methods at a time.

[MEMO]

[MEMO]

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Reference Documents**NEC Semiconductor Device Reliability/Quality Control System (C10983E)****Quality Grades On NEC Semiconductor Devices (C11531E)**

- The information in this document is current as of February, 2002. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.

• No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.

• NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.

• Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.

• While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.

• NEC semiconductor products are classified into the following three quality grades: "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.

"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.

(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).