

MOS INTEGRATED CIRCUIT $\mu PD17P207$

4-BIT SINGLE-CHIP MICROCONTROLLER WITH LCD CONTROLLER/DRIVER AND A/D CONVERTER FOR INFRARED REMOTE CONTROL TRANSMITTER

DESCRIPTION

 μ PD17P207 is a variation of μ PD17207 and is equipped with a one-time PROM instead of an internal mask ROM.

 μ PD17P207 is suitable for evaluating program when developing a μ PD17201A and 17207 systems because program can be written by the user.

When reading this document, also refer to the μ PD17201A, 17207 documents.

FEATURES

- 17K architecture:
- - except PROM programming functiom
- Internal one-time PROM: 4096 × 16 bits
- Supply voltage:
 - 2.5 to 5.5 V (at fx = 4 MHz, $T_A = -20$ to +75°C) 2.4 to 5.5 V (at fx = 4 MHz, $T_A = -20$ to +60°C) 2.0 to 5.5 V (at fxT = 32.768 kHz, $T_A = -20$ to +75°C)

ORDERING INFORMATION

Part Number	Package
μPD17P207GF-001-3B9	80-pin plastic QFP (14 $ imes$ 20 mm)
μPD17P207GF-002-3B9	80-pin plastic QFP (14 $ imes$ 20 mm)
μPD17P207GF-003-3B9	80-pin plastic QFP (14 $ imes$ 20 mm)

The features of each product is shown in the following table:

When using μ PD17P207-001, be sure to connect the resonator to the main clock oscillator circuit and subclock oscillator circuit.

Item	μPD17P207-001	μPD17P207-002	μPD17P207-003	μPD17201A, 17207	
Pull-up resistor of RESET pin		Not provided	Net and deal	On request	
Main clock oscillator circuit	Provided	Provided	Not provided	(mask option)	
Subclock oscillator circuit		Not provided	Provided	(mask option)	

 μ PD17P207 is different from μ PD17201A, 17207 in some of the electrical characteristics, such as supply voltage, the operating ambient temperature, and supply current. Therefore, use μ PD17P207 only for the system evaluation.

The information in this document is subject to change without notice.

PIN CONFIGURATION (TOP VIEW)

(1) Ordinary operation mode



(2) PROM programming mode



- Caution: Those enclosed in parentheses indicate the processing of the pins not used in PROM programming mode.
 - L : Ground these pins through a resistor (470 Ω).
 - **Open :** Do not connect anything to these pins.

Pin Name

ADC ₀ -ADC ₃	:	A/D converter input
CAPH, CAPL	:	Booster capacitor connection
CLK	:	PROM clock input
COM0-COM3	:	LCD common signal output
D0-D7	:	PROM data I/O
GND, GNDADO	::	Ground
INT	:	External interrupt request signal input
LCD0-LCD35	:	LCD segment signal output
LED	:	Remote controller transfer display output
MD0-MD3	:	PROM mode selection input
P0A0-P0A3	:	I/O port
P0B0-P0B3	:	I/O port
P0C0-P0C3	:	I/O port
P0D0-P0D3	:	I/O port
REM	:	Remote controller transfer output
RESET	:	Reset signal input
SCK	:	Serial clock I/O
SI	:	Serial data input
SO	:	Serial data output
TMOUT	:	Timer output
VADC	:	A/D converter power supply
Vdd	:	Power supply
VLCD0-VLCD2	:	LCD drive voltage output
VLCDC	:	LCD drive reference voltage adjustment
Vpp	:	PROM writing power supply
Vreg	:	Voltage regulator output
WDOUT	:	Overrun detection output
Xin, Xout	:	Main clock oscillator circuit
XTIN, XTOUT	:	Subclock oscillator circuit

BLOCK DIAGRAM



Remark Inside the parenthesis indicates pin names in the PROM programming mode.

NEC

CONTENTS

1.	PIN F	FUNCTIONS	7
	1.1	ORDINARY OPERATION MODE	7
	1.2	PROM PROGRAMMING MODE	9
	1.3	EQUIVALENT CIRCUITS OF PINS 1	0
	1.4	PROCESSING OF UNUSED PINS 1	1
	1.5	NOTES ON USING RESET AND INT PINS (ONLY IN ORDINARY OPERATION MODE) 1	2
2.	ONE-	TIME PROM (PROGRAM MEMORY) WRITING, READING, AND VERIFICATION1	3
	2.1	OPERATION MODE FOR WRITING, READING, AND VERIFICATION OF PROGRAM MEMORY 1	3
	2.2	PROGRAM MEMORY WRITE PROCEDURE 1	4
	2.3	PROGRAM MEMORY READ PROCEDURE1	5
3.	DEFF	FERENCES BETWEEN μ PD17P207 AND μ PD17201A/172071	6
4.	ELEC	CTRICAL CHARACTERISTICS1	7
5.	PACI	AGE DRAWINGS2	5
6.	RECO	OMMENDED SOLDERING CONDITIONS2	6
AP	PENDI	IX A. MICROCONTROLLER FAMILY FOR HIGH-FUNCTION REMOTE CONTROLLER WITH LCD	27
AP	PENDI	IX B. DEVELOPMENT TOOLS	8

1. PIN FUNCTIONS

1.1 ORDINARY OPERATION MODE

Pin No.	Symbol	Function	Output Type	On Reset
76 77 78 79 80 1 32 34	COM0 COM1 LCD35/COM2 LCD34/COM3 LCD33 LCD32 LCD1 LCD1 LCD0	Common/segment signal outputs of the LCD driver. These common and segment signal outputs are selected by LCDMD3 to LCDMD0 of the register file. • COM ₀ to COM ₃ • Common signal outputs of the LCD driver • LCD ₃₅ to LCD ₀ • Segment signal outputs of the LCD driver	CMOS, push-pull	-
33	GND	Device ground	_	_
35	Vadc	Positive power supply of the A/D converter (V _{ADC} should be equal to V_{DD} .)	_	_
36 39	ADC₀ ADC₃	Analog inputs of the A/D converter (8-bit resolution)	_	_
40	GNDADC	Ground of the A/D converter	-	-
41	INT	External interrupt request signal (Input). The interrupt request is generated at the rising edge of this signal.	-	Input
42 45	P0A₀ P0A₃	4-bit I/O port (enabling setting of inputs or outputs in 4-bit units) (Grouped I/O). Each of these pins has a pull-up resistor.	CMOS, push-pull	Input
46 49	P0B₀ P0B₃	4-bit I/O port (enabling setting of inputs or outputs in 4-bit units) (Grouped I/O).	N-channel, open-drain	Input
50 53	P0C₀ P0C₃	4-bit I/O port (enabling setting of inputs or outputs in 4-bit units) (Grouped I/O).	N-channel, open-drain	Input
54 55 56 57	P0Do/LED P0D1/TMOUT P0D2 P0D3	 Port 0D/LED output or 8-bit timer output. P0D₀ and LED outputs are switched by NRZEN of the register file. P0D₁ and 8-bit timer outputs are switched by TMOE of the register file. P0D₀ to P0D₃ 4-bit I/O port Enabling setting of inputs or outputs of each bit (Bitwise I/O) LED Outputs NRZ signal in synchronization with infrared remote controller signal (REM) Outputs high level while remote controller carrier is output from REM pin TMOUT Output of the 8-bit timer 	CMOS, push-pull	Input

(to be cont'd)

(cont'd)

Pin No.	Symbol	Function	Output Type	On Reset
58 59	P1A₀/SCK P1A₁/SO	 Port 1A or serial interface. Port 1A and serial interface are switched by SIOEN of the register file. P1A₀ to P1A₂ 3-bit I/O port Enabling setting of inputs or outputs of 3 bits (Grouped I/O) 	CMOS, push-pull	Input
60	P1A ₂ /SI	SCK, SO, SI SCK: Serial clock I/O SO: Serial data output SI: Serial data input		
61	REM	Signal output to an infrared remote controller. Active-high output	CMOS, push-pull	Low-level output
62	Vdd	Positive power supply.	_	-
63 64	Xin Xout	These pins are connected to a 4-MHz ceramic or crystal resonator for main clock oscillation.		(Oscillation stops.)
65	RESET	System reset input System is reset when low level is input to this pin. While this pin is low, oscillation of main clock is stopped. Only μ PD17P207-001 has internal pull-up resistor.	-	Input
66	Vreg	Output of the voltage regulator for the subclock oscillation circuit. Connect external 0.1-µF capacitor to this pin.	_	_
67	WDOUT	Output for detection of a program overrun. Outputs low level when the watchdog timer overflows or the stack overflows/underflows. Use this pin after connecting to the RESET pin.	N-channel, open drain	High- impedance
68	XTIN	These pins are connected to a 32.768-kHz crystal oscillator		(Oscillates.)
69	ХТоит	for subclock oscillation.	_	(Oscillates.)
71	VLCDC	Input to regulate the reference voltage to drive LCD.	_	-
70 72 73	Vlcd0 Vlcd1 Vlcd2	Reference voltage outputs to drive LCD. • VLCD0: Reference voltage output • VLCD1: Doubler output (Two times the reference voltage) • VLCD2: Tripler output (Three times the reference voltage)	_	-
74 75	CAPH CAPL	These pins are connected to a capacitor to boost the LCD drive voltage.	_	_

1.2 PROM PROGRAMMING MODE

Pin No.	Symbol	Function	Output Type	On Reset
33	GND	Ground	_	-
35	Vdd	Positive power supply	_	_
40	GNDadd	Ground for A/D converter Performs PROM programming with GND _{ADC} = GND.	-	-
41	Vpp	Positive power supply for PROM programming. Applies 12.5V as the program voltage when writing, reading, and verifying the program memory.	_	_
42 to 45 50 to 53	Do to D3 D4 to D7	8-bit data I/O for PROM programming.	CMOS, push-pull	Input
46 to 49	MD₀ to MD₃	Select operation mode for PROM programming.	_	Input
62	Vdd	Positive power supply	-	-
63	CLK	Address update clock input	-	Input

Remark Pins other than the above are not used in the PROM programming mode. For the processing of unused pins, refer to (2) PROM programming mode in PIN CONFIGURATION.

1.3 EQUIVALENT CIRCUITS OF PINS

The followings are equivalent circuits (partially simplified) of the respective pins of the μ PD17P207.

(1) P0A

(2)

P0B





(5) RESET

P0D, P1A

(4)





Schmitt trigger input with hysteresis characteristics

Note Only μ PD17P207-001 has the internal pull-up resistor.

(3) P0C



(6) INT



Schmitt trigger input with hysteresis characteristics

1.4 PROCESSING OF UNUSED PINS

In ordinay operation mode, process unused pins as follows:

Table 1-1. Processing of Unused Pins

(a) Port pins

Pin Name		Recommended Processing of Unused Pins			
		Internally	Externally		
Input Mode	P0A	(Connect pull-up resistor.)	Open		
	P0C	_	Directly connect to GND.		
	P0D, P1A	_	Connect each pin to V₀₀ or GND via resistor ^{Note} .		
Output Mode	P0A (CMOS port)	Outputs high level	Open		
P0D, P1A (CMOS port)		_			
	P0B, P0C (N-ch open-drain port)	Outputs low level			

Note When externally pulling a pin up (connecting the pin to Vbb via resistor) and down (connecting the pin to GND via resistor), give adequate consideration to the drive capability and current consumption of the port. To pull a pin up or down at a high resistance, make sure that no noise is superimposed on the pin.

(b) Pins other than port pins

Pn Name	I/O Mode	Recommended Processing of Unused Pin
ADC ₀ -ADC ₃	Input	Directly connect to GND
CAPH, CAPL	Output	Open
COM ₀ , COM ₁ , COM ₂ /LCD ₃₅ , COM ₃ /LCD ₃₄	Output	Open
INT ^{Note}	Input	Directly connect to GND
LCD ₀ -LCD ₃₃	Output	Open
REM	Output	Open
Vadc	-	Directly connect to VDD
VLCD0-VLCD2	Output	Open
VLCDC	-	Directly connect to VDD or VLCD0
WDOUT	Output	Directly connect to GND
Xin, XTin	Input	Directly connect to GND
Хоит	-	Directly connect to VDD
ХТоит	_	Directly connect to VREG

Note The INT pin is also used as a test mode setting pin. Directly connect this pin to GND when it is not used.

Cautions 1. It is recommended that the input/output mode and output level of a pin be fixed by repeatedly setting in each loop of the program.

2. When the LCD controller/driver is not used, stop the voltage regulator by using the display mode register.

1.5 NOTES ON USING RESET AND INT PINS (ONLY IN ORDINARY OPERATION MODE)

In addition to the functions shown in 1. PIN FUNCTIONS, the RESET and INT pins also have a function to set a test mode (for IC testing) in which the internal operations of the μ PD17P207are tested.

When a voltage higher than V_{DD} is applied to either of these pins, the test mode is set. This means that, even during ordinary operation, the μ PD17P207 may be set in the test mode if a noise exceeding V_{DD} is applied.

For example, if the wiring length of the RESET or INT pin is too long, noise superimposed on the wiring line of the pin may cause the above problem.

Therefore, keep the wiring length of these pins as short as possible to suppress the noise; otherwise, take noise preventive measures as shown below by using external components.

- Connect diode with low VF between VDD and RESET/INT pin
- Connect capacitor between VDD and RESET/INT pin



2. ONE-TIME PROM (PROGRAM MEMORY) WRITING, READING, AND VERIFICATION

 μ PD17P207 sets the PROM mode when PROM writing, reading or verification as shown in Table 2-1. In PROM mode, no address input pin is used. Instead, the address is updated by the clock for input from the CLK pin.

Pin Name	Function
Vpp	Applies program voltage (12.5 V).
CLK	Inputs address update clock.
MD0-MD3	Selects operation mode.
D0-D7	Inputs and outputs 8-bit data.
Vdd	Applies supply voltage (6 V).

Table 2-1. Pins Used for Program Memory Writing, Reading, or Verification

2.1 OPERATION MODE FOR WRITING, READING, AND VERIFICATION OF PROGRAM MEMORY

If +6 V is applied to the V_{DD} and +12.5 V to the V_{PP} pin after μ PD17P207 has been placed in the reset status for a fixed time (V_{DD} = 5V, $\overline{\text{RESET}}$ = Low level), μ PD17P207 enters program memory write, read, or verify mode.

The MD_0 to MD_3 pins are used to set the operation modes listed in Table 2-2.

Leave the pins not used for program memory writing, reading, or verification open or ground through pull-down resistors (470 Ω). (Refer to (2) PROM programming mode in PIN CONFIGURATION.)

Table 2-2. Operating Mode for Program Memory Writing, Reading or Verification

	Оре	erating Mod	Operating Mede				
Vpp	Vdd	MD ₀	MD1	MD ₂	MD3	Operating Mode	
		Н	L	Н	L	Program memory address 0 clear mode	
+12.5 V	+12.5 V +6 V		Н	Н	Н	Write mode	
+12.5 V	+0 V	L	L	Н	Н	Read/verify mode	
		Н	х	Н	Н	Program inhibit mode	

Remark x: L or H

2.2 PROGRAM MEMORY WRITE PROCEDURE

The program memory write procedure is as follows. High-speed program memory write is possible.

- (1) Ground the unused pins through pull-down resistors. The CLK pin must be low.
- (2) Supply 5 V to the VDD pin. The VPP pin must be low.
- (3) After waiting for 10 μ s, supply 5 V to the VPP pin.
- (4) Operate the MD0 to MD3 pins to set program memory address 0 clear mode.
- (5) Supply 6 V to the VDD pin and 12.5 V to the VPP pin.
- (6) Set program inhibit mode.
- (7) Write data in 1-millisecond write mode.
- (8) Set program inhibit mode.
- (9) Set verify mode. If data has been written connectly, proceed to step (10). If data has not yet been written, repeat steps (7) to (9).
- (10) Write additional data for (the number of times data was written (X) in steps (7) to (9)) times 1 milliseconds.
- (11) Set program inhibit mode.
- (12) Supply a pulse to the CLK pin four times to update the program memory address by 1.
- (13) Repeat steps (7) to (12) to the last address.
- (14) Set program memory address 0 clear mode.
- (15) Change the voltages of VDD and VPP pins to 5 V.
- (16) Turn off the power supply.

Steps (2) to (12) are illustrated below.



2.3 PROGRAM MEMORY READ PROCEDURE

- (1) Ground the unused pins through pull-down resistors. The CLK pin must be low.
- (2) Supply 5 V to the VDD pin. The VPP pin must be low.
- (3) After waiting for 10 μ s, supply 5 V to the VPP pin.
- (4) Operate the MD0 to MD3 pins to set program memory address 0 clear mode.
- (5) Supply 6 V to the V_DD pin and 12.5 V to the V_PP pin.
- (6) Set program inhibit mode.
- (7) Set verify mode. Data of each address is sequentially output each time a clock pulse is input to the CLK pin four times.
- (8) Set program inhibit mode.
- (9) Set program memory address 0 clear mode.
- (10) Change the voltages of V_DD and V_PP pins to 5 V.
- (11) Turn off the power supply.

Steps (2) to (9) are illustrated below.



3. DIFFERENCES BETWEEN $\,\mu\text{PD17P207}$ and $\,\mu\text{PD17201A}/\text{17207}$

The μ PD17P207 has a PROM to which the user can write a program in place of the internal mask ROM (program memory) of the μ PD17201A and 17207. Therefore, the μ PD17P207 is identical to μ PD17201A and 17207 except for the program memory and mask option. However, some of the electrical characteristics, such as supply current or VLCDC voltage of the μ PD17P207, are different from that of the μ PD17201A and 17207.

The following table lists the differences between the μ PD17P207 and μ PD17201A/17207.

For the details of the CPU and hardware of the μ PD17201A and 17207, refer to their Data Sheets.

Item Product Name	μPD17P207 -001	μPD17P207 -002	μPD17P207 -003	μPD17201A	μPD17207
Program Memory		One-Time PROM		Mask ROM	
		0000H-0FFFH		0000H-0BFFH	0000H-0FFFH
		4096×16 bits		3072×16 bits	4096×16 bits
Pull-Up Resistor of RESET Pin		Not provided	Not		
Main Clock Oscillator Circuit	Provided	Provided	provided	Any (mask option)	
Subclock Oscillator Circuit	-	Not provided	Provided		
VPP pin, PROM Programming Pin		Provided	Not provided		
Supply Voltage (T _A = -20 to +75°C)	$ \begin{array}{l} V_{DD} = 2.5 \text{ to } 5.5 \text{ V} \text{ (at fx} = 4 \text{ MHz, } T_A = -20 \text{ to } +75^{\circ}\text{C} \text{)} \\ V_{DD} = 2.4 \text{ to } 5.5 \text{ V} \text{ (at fx} = 4 \text{ MHz, } T_A = -20 \text{ to } +60^{\circ}\text{C} \text{)} \end{array} \\ \end{array} \\ \begin{array}{l} V_{DD} = 2.2 \text{ to } 5.5 \text{ V} \text{ (at fx} = 4 \text{ MHz, } T_A = -20 \text{ to } +60^{\circ}\text{C} \text{)} \end{array} $				
Package	80-pin plastic QFP (14 × 20 mm)				

4. ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS (T_A = 25° C)

Parameter	Symbol	Conditio	ns	Rating	Unit
Supply Voltage	Vdd			-0.3 to +7.0	V
Analog Supply Voltage	VADC			-0.3 to +7.0	V
Input Voltage	VI			–0.3 to Vpp+0.3	V
Output Voltage	Vo			–0.3 to Vpp+0.3	V
			Peak value	-30	mA
	Іон	REM pin	rms value	-20	mA
High-Level Output Current		One pin	Peak value	-7.5	mA
		(except REM)	rms value	-5	mA
		All pins (except REM)	Peak value	-22.5	mA
			rms value	-15	mA
			Peak value	7.5	mA
Low-Level		One pin	rms value	5	mA
Output Current	lol	All pins	Peak value	22.5	mA
		(except REM)	rms value	15	mA
Operating Ambient Temperature	TA			-20 to +75	°C
Storage Temperature	Tstg			-40 to +125	°C

Note rms value = Peak value $\times \sqrt{Duty}$

Caution Even if one of the parameters exceeds its absolute maximum rating even momentarily, the quality of the product may be degraded. The absolute maximum rating therefore specifies the upper or lower limit of the value at which the product can be used without physical damages. Be sure not to exceed or fall below this value when using the product.

CAPACITANCE (T_A = 25° C, V_{DD} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input Capacitance	CIN1	INT and RESET pins			10	pF
	CIN2	Other than INT and RESET pins			10	pF

RECOMMENDED OPERATING RANGES (TA = -20 to + 75^{\circ}C)

Parameter	Symbol Conditions		MIN.	TYP.	MAX.	Unit
	V _{DD1}	System clock fx = 4 MHz	2.5	3.0	5.5	V
Supply Voltage		$f_X = 4 \text{ MHz}, T_A = -20 \text{ to } + 60^{\circ}\text{C}$	2.4	3.0	5.5	V
	Vdd2	System clock fx = 8 MHz	4.5	5.0	5.5	V
	Vdd3	System clock fxr = 32.768 kHz	2.0	3.0	5.5	V
Main Clock Oscillation Frequency	fx		1.0	4.0	8.0	MHz
Subclock Oscillation Frequency	fхт			32.768		kHz

MAIN SYSTEM CLOCK OSCILLATOR CHARACTERISTICS ($T_A = -20$ to $+75^{\circ}C$, $V_{DD} = 2.5$ to 5.5 V)

Resonator	Recommended Constants	Item	Conditions	MIN.	TYP.	MAX.	Unit
	Note 3	Oscillation frequency (fx) ^{Note 1}		1.0	4	8.0	MHz
Note 3 Ceramic Resonator C1 C2 C2	Oscillation Note 2 stabilization time	From when VDD reaches the minimum oscillation voltage			4	ms	
Note 3 Crystal Resonator	Oscillation frequency (fx) Note 1		1.0	4	8.0	MHz	
		Oscillation Note 2	V _{DD} = 4.5 to 5.5V			10	ms
	↓ └── ↓	stabilization time				30	ms

Notes 1. The oscillation frequency is indicated only to express the oscillator characteristics. Refer to the AC characteristics for instruction execution time.

- **2.** The oscillation stabilization time is the time required for stabilizing the oscillation after VDD is applied or the STOP mode is released.
- 3. The recommended resonators are shown in the table described later.

SUBSYSTEM CLOCK OSCILLATOR CHARACTERISTICS

Resonator	Recommended Constants	ltem	Conditions	MIN.	TYP.	MAX.	Unit
Crystal	Crystal	Oscillation frequency (fxt)			32.768		kHz
Resonator		Oscillation stabilization time			5	10	s

- Caution When using the main system clock and the subsystem clock generators, in order to avoid wiring capacitance effects, the following notations must be read and observed for wiring the portion inside the dotted line in the table:
 - Wiring length must be minimized.
 - Do not cross with other signal lines. Do not wire close to a large current line.
 - Capacitors used in the oscillators must always be grounded to GND potential level. Never ground the grounding pattern having a large current flow.
 - Do not take the signal directly out of the oscillator.

In order to reduce the power consumption, the subsystem clock oscillator employs a low amplification factor circuit. Because of this, the subsystem clock oscillator is more sensitive to noise than the main system clock oscillator. Therefore, when using the subsystem clock, wiring must be carefully planned.

RECOMMENDED RESONATORS

Main System Clock : Ceramic Resonator

Manufacturer	Part Name	External Capacitance (pF)		Oscillation Voltage Range (V)		Remarks
Manufacturer	Part Name	C1	C2	MIN.	MAX.	Remarks
	CSA3.58MG	30	30	2.0	6.0	
	CSA4.00MG	30	30	2.0	6.0	
	CSA4.19MG	30	30	2.0	6.0	
MURATA Mfg.	CST3.58MGW	Not required	Not required	2.0	6.0	
	CST4.00MGW	Not required	Not required	2.0	6.0	Built-in capacitor
	CST4.19MGW	Not required	Not required	2.0	6.0	
	KBR3.58MS	33	33	2.0	6.0	
KYOCERA	KBR4.0MS	33	33	2.0	6.0	
	KBR4.19MS	33	33	2.0	6.0	
токо	CRHF4.00	18	18	2.0	6.0	
DAISHINKU	PRS0400BCSAN	39	33	2.0	6.0	

Main System Clock : Crystal Resonator

Manufacturer	Frequency	Holder	Exte Capacita		Oscill Voltage F		Remarks
	(MHz)		C1	C2	MIN.	MAX.	
KINSEKI	4.0	HC-49U-S	22	22	2.0	6.0	

Parameter	Symbol	Test Condition	n	MIN.	TYP.	MAX.	Unit
	VIH1	RESET and INT pins		2.4		3	V
High-Level Input Voltage	VIH2	Other than RESET and INT	2.1		3	V	
	VIL1	RESET and INT pins		0		0.6	V
Low-Level Input Voltage	VIL2	Other than RESET and INT	pins	0		0.9	V
High-Level Input	Іцінт	XTIN, XTOUT, XIN, and XOUT P	ins			20	μΑ
Leakage Current	Ілна	Other than XTIN, XTOUT, XIN, a			3	μA	
Low-Level Input	ILIL1	XTIN, XTOUT, XIN, and XOUT p	ins			-20	μA
Leakage Current	ILIL2	Other than XTIN, XTOUT, XIN, a	and Xout pins			-3	μA
	Іон1	REM pin	Vон = 1.8 V	-7	-15		mA
High-Level Output Current	Іон2	Note 1	Vон = 2.7 V	-0.3	-0.7		mA
Low-Level Output Current	lol	Note 2	Vol = 0.3 V	0.5	0.9		mA
	Rpoa	P0A0 to P0A3 pins		100	200	350	kΩ
Built-In Pull-Up Resistor	Rres	RESET pins (µPD17P207-0	24	47	94	kΩ	
A/D Absolute Precision						±2	LSB
A/D Resolution					8		Bits
A/D Converter Current Consumption	ladc				60	120	μΑ
Comparator Error		In comparator mode			10	20	mV
	IDD1	X installed	RUN mode		1.6	2.2	mA
	IDD2	(fx = 4.19 MHz) XT not installed	HALT mode			1.8	mA
Supply Current	Іддз		STOP mode		3.0	10.0	μA
	IDD4		RUN mode		400	600	μA
	Note 3 IDD5	mode XT installed (f _{XT} = 32.768 kHz)	HALT mode		20	40	μA

Notes 1. POA_0 to POA_3 , POD_0 to POD_3 , and $P1A_0$ to $P1A_2$ pins

- 2. P0A₀ to P0A₃, P0B₀ to P0B₃, P0C₀ to P0C₃, P0D₀ to P0D₃, P1A₀ to P1A₂, WDOUT, and REM pins
- **3.** The specifications of the main STOP mode (sub-mounting) are the same as the sub-HALT mode (with the main clock oscillation stopped).

LCD CHARACTERISTICS (T_A = -20 to $+75^{\circ}$ C, V_{DD} = 3 V)

Parameter	Symbol	Test Condition		TYP.	MAX.	Unit
VLCDC Output Voltage	VLCDC	$T_A = 25^{\circ}C, R1 = R2 = 1 M\Omega$	0.5	0.65	0.8	V
LCD Reference Output Voltage	VLCD0	External variable resistance (0 to 2.2 M Ω)	0.8		1.8	V
Doubler Output Voltage	VLCD1	C1 to C4 = 0.47 µF	1.9	2.0		VLCD0
Tripler Output Voltage	VLCD2	C1 to C4 = 0.47 µF	2.85	3.0		VLCD0
LCD Common Output Current	Ісом	Output voltage deviation = 0.2 V	30			μA
LCD Segment Output Current	ILCD	Output voltage deviation = 0.2 V	5			μA

AC CHARACTERISTICS (TA = -20 to +75°C, VDD = 2.0 to 5.5 V)

Parameter	Symbol	Conditio	n	MIN.	TYP.	MAX.	Unit
		$V_{DD} = 5 V \pm 10 \%$	Data input	2.0			μs
		$V_{DD} = 5 V \pm 10 \%$	Data output	10			μs
SCK Input Cycle Time	tĸcy		Data input	5			μs
			Data output	13			μs
		N 5 N 40 %	Data input	1.0			μs
SCK Input High- and Low-Level Widths	tкн,	$V_{DD} = 5 V \pm 10 \%$	Data output	5.0			μs
	tĸ∟		Data input	2.5			μs
			Data output	6.5			μs
SI Setup Time (Vs. SCK↑)	tsıк		1	100			ns
SI Hold Time (Vs. SCK↑)	tksi			100			ns
SCK↓→to SO Output Delay Time	t kso	CL = 100 pF				4.5	μs
INT High-and Low-Level Width	tioн, tiol			50			μs
RESET Low-Level Width	trsl			50			μs
P0A Low-Level Width	trlsl	At standby release		10			μs

SERIAL TRANSFER TIMING

3-line Serial I/O Mode:



Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Lligh Lovel Input Veltage	Vih1	Other than CLK	0.7 Vdd		Vdd	V
High-Level Input Voltage	VIH2	CLK	Vdd -0.5		Vdd	V
Low-Level Input Voltage	VIL1	Other than CLK	0		0.3 Vdd	V
	VIL2	CLK	0		0.4	V
Input Leakage Current	lu	VIN = VIL OF VIH			10	μΑ
High-Level Output Voltage	Vон	Іон = −1 mA	Vdd -1.0			V
Low-Level Output Voltage	Vol	lo∟ = 1.6 mA			0.4	V
VDD Supply Current	IDD				30	mA
VPP Supply Current	Ірр	$MD_0 = V_{IL}, \ MD_1 = V_{IH}$			30	mA

DC PROGRAMMING CHARACTERISTICS (TA = 25° C, Vdd = 6.0 ± 0.25 V, Vpp = 12.5 ± 0.3 V)

Cautions 1. VPP must not exceed +13.5 V, including the overshoot.

2. Apply V_{DD} before V_{PP} and disconnect it after V_{PP} .

Parameter	Symbol	Note 1	Conditions	MIN.	TYP.	MAX.	Unit
Address Setup Time Note 2 (vs.MD₀↓)	tas	tas		2			μs
MD₁ Setup Time (vs. MD₀↓)	t _{M1S}	toes		2			μs
Data Setup Time (vs. MD₀↓)	tos	tos		2			μs
Address Hold Time ^{Note 2} (vs.MD₀↑)	tан	tан		2			μs
Data Hold Time (vs. MD₀↑)	tон	tон		2			μs
$MD_0 \uparrow \rightarrow Data$ Output Float Delay Time	t DF	t DF		0		130	μs
VPP Setup Time (vs. MD₃↑)	tvps	tvps		2			μs
V _{DD} Setup Time (vs. MD₃↑)	tvds	tvcs		2			μs
Initial Program Pulse Width	tew	tew		0.95	1.0	1.05	ms
Additional Program Pulse Width	topw	topw		0.95		21.0	ms
MD₀ Setup Time (vs. MD₁↑)	tмos	tces		2			μs
$MD_0 \downarrow \rightarrow Data$ Output Delay Time	tov	tov	$MD_0 = MD_1 = VIL$			1	μs
MD₁ Hold Time (vs. MD₀↑)	t м1н	tоен	t	2			μs
MD₁ Recovery Time (vs. MD₀↓)	t _{M1R}	tor	tм1н + tм1к • 50 µs	2			μs
Program Counter Reset Time	t PCR	-		10			μs
CLK Input High-/Low- Level Width	tхн,tх∟	-		0.125			μs
CLK Input Frequency	fx	-				4	MHz
Initial Mode Set Time	tı	-		2			μs
MD₃ Setup Time (vs. MD₁↑)	tмзs	-		2			μs
MD₃ Hold Time (vs. MD₁↓)	tмзн	-		2			μs
MD₃ Setup Time (vs. MD₀↓)	tмзsr	-		2			μs
Address Note 2 \rightarrow Data Output Delay Time	tdad	tacc				2	μs
Address Note 2 \rightarrow Data Output Hold Time	thad	tон	When data is read from	0		130	μs
MD₃ Hold Time (vs. MD₀↑)	tмзнк	-	program memory	2			μs
$MD_3 \downarrow \rightarrow Data Output Float Delay Time$	t DFR	-				2	μs
Reset Setup Time	tres	-		10			μs

AC PROGRAMMING CHARACTERISTICS (TA = 25° C, Vdd = 6.0 ± 0.25 V, Vpp = 12.5 ± 0.3 V)

Notes 1. These symbols are the corresponding μ PD27C256A (maintenance product) symbols.

2. The internal address is incremented by 1 at the third falling edge of CLK (with four clocks constituting as one cycle). The internal address is not connected to any pin.

PROGRAM MEMORY WRITE TIMING



PROGRAM MEMORY READ TIMING



5. PACKAGE DRAWINGS

80 PIN PLASTIC QFP (14×20)







NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
	MILLIMETERS	
Α	23.2±0.2	$0.913^{+0.009}_{-0.008}$
В	20.0±0.2	$0.787^{+0.009}_{-0.008}$
С	14.0±0.2	$0.551^{+0.009}_{-0.008}$
D	17.2±0.2	0.677±0.008
F	1.0	0.039
G	1.8	0.031
Н	0.35±0.10	$0.014^{+0.004}_{-0.005}$
I	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
К	1.6±0.2	0.063±0.008
L	0.8±0.2	$0.031^{+0.009}_{-0.008}$
М	$0.15_{-0.05}^{+0.10}$	$0.006^{+0.004}_{-0.003}$
Ν	0.10	0.004
Р	2.7	0.106
Q	0.125±0.075	0.005±0.003
R	5°±5°	5°±5°
S	3.0 MAX.	0.119 MAX.
		S80GF-80-3B9-3

6. RECOMMENDED SOLDERING CONDITIONS

When mounting the μ PD17P207 by soldering, soldering should be performed under the following recommended contitions.

For details on recommended soldering conditions, refer to the information document "Semconductor Device Mounting Technology Manual" (C10535E).

For other soldering methods, please cousult with NEC sales personnel.

Table 6-1. Conditions for Surface Mounting

```
\muPD17P207GF-001-3B9 : 80-pin plastic QFP ( 14 × 20 mm)
\muPD17P207GF-002-3B9 : 80-pin plastic QFP ( 14 × 20 mm)
\muPD17P207GF-003-3B9 : 80-pin plastic QFP ( 14 × 20 mm)
```

Soldering Method	Soldering Conditions	Recommended Conditions Reference Code
Infrared Reflow	Package peak temperature: 235°C, Time: 30 seconds max. (210°C min.), Number of times: 2 max., Number of days: 7 ^{Note} (after that, prebaking is necessary at 125 °C for 20 hours) <precaution> Products other than those supplied in thermal-resistant tray (magazine, taping, and non-thermal-resistant tray) cannot be baked in their packs.</precaution>	IR35-207-2
VPS	Package peak temperature: 215°C Time: 40 seconds max. (200°C min.), Number of times: 2 max., Number of days: 7 ^{Note} (after that, prebaking is necessary at 125 °C for 20 hours) <precaution> Products other than those supplied in thermal-resistant tray (magazine, taping, and non-thermal-resistant tray) cannot be baked in their packs.</precaution>	VP15-207-2
Wave Soldering	Soldering bath temperature: 260 °C max., Time: 10 seconds max., Number of times: 1 Preheating temperature: 120 °C max. (package surface temperature) Number of days: 7 ^{Note} (after that, prebaking is necessary at 125 °C for 20 hours)	WS 60-207-1
Partial Heating	Pin temperature: 300°C max., Time: 3 seconds max. (per device)	

Note Number of days after unpacking the dry pack. Storage conditions are 25°C and 65 %RH max.

Caution Do not use different soldering methods together (however, pin partial heating can be performed with other soldering methods).

APPENDIX A. MICROCONTROLLER FAMILY FOR HIGH-FUNCTION REMOTE CONTROLLER WITH LCD

Product Name	e	μΡD17201A	μPD17207	μPD17P207		
ROM Capacity		3072 × 16 bits (Mask ROM)	4096 × 16 bits (Mask ROM)	4096 × 16 bits (One-Time PROM)		
RAM Capacity	y	336×4 bits				
LCD Controlle	er/Driver	136 segments max.				
Infrared Remo		LED output is high-active.				
Number of I/C) Ports		19			
External Interrupt (INT) 1			1			
Timer	imer 2 channels 8-bit timer : 1 Watch timer: 1					
Watchdog Tin	ner	Internal (WDOUT output)				
Serial Interface 1 channel						
Stack		5 levels (3 levels for multiplexed interrupt)				
Instruction Execution	Clock			scillator)		
			<i>ı</i> s (32.768 kHz: with crystal osc	8 kHz: with crystal osciallator)		
Supply Voltage	Main System Clock	2.2 to	o 5.5 V	2.5 to 5.5 V 2.4 to 5.5 V ^{Note}		
(T _A = -20 to +75°C)	Subsystem Clock	2.0 to 5.5 V				
Standby Function		STOP, HALT				
Pakcage			80-pin plastic QFP			

Note $T_A = -20 \text{ to } + 60^{\circ}\text{C}$

APPENDIX B. DEVELOPMENT TOOLS

To develop the programs for the μ PD17P207, the following development tools are available:

Hardware

Name Remarks	
In-Circuit Emulator (IE-17K IE-17K-ET ^{Note 1} EMU-17K ^{Note 2}	 IE-17K, IE-17K-ET, and EMU-17K are the in-circuit emulators used in common with the 17K series microcomputer. IE-17K and IE-17K-ET are connected to a PC-9800 series or IBM PC/AT[™] as the host machine with RS-232C. EMU-17K is inserted into the expansion slot of a PC-9800 series. By using these in-circuit emulators with a system evaluation board corresponding to the microcomputer, the emulators can emulate the microcomputer. A higher level debugging environment can be provided by using man-machine interface <i>SIMPLEHOST[™]</i>. EMU-17K also has a function by which you can check the contents of data memory realtime.
SE Board (SE-17207)	This is an SE board for μ PD17201A, 17207, and 17P207. It can be used alone to evaluate a system or in combination with an in-circuit emulator for debugging.
Emulation Probe (EP-17201GF)	EP-17201GF is an emulation probe for μ PD17201A, 17207, and 17P207. When used with EV-9200G-80, it connects an SE board to the target system.
Conversion Socket (EV-9200G-80 ^{Note 3})	EV-9200G-80 is a conversion socket for 80-pin QFP (14 \times 20 mm) and is used to connect EP-17201GF to the target system.
PROM Programmer (AF-9703 Note 4, AF-9704 Note 4, AF-9705 Note 4, AF-9706 Note 4)	AF-9703, AF-9704, AF-9705, and AF-9706 are PROM programmers corresponding to μ PD17P207. By connecting program adapter AF-9808A to this PROM programmer, μ PD17P207 can be programmed.
Program Adapter (AF-9808 ^{Note 4})	AF-9808A is an adapter that is used to program μ PD17P207, and is used in combination with AF-9703, AF-9704, AF-9705, or AF-9706.

Notes 1. Low-cost model: External power supply type

- 2. This is a product from IC Corp. For details, consult IC Corp.
- 3. Two EV-9200G-80s are supplied with the EP-17201GF. Five EV-9200G-80s are optionally available as a set.
- 4. These are products from Ando Electric. For details, consult Ando Electric.

Software

Name	Outline	Host Machine	OS Media		Supply	Order Code
AS17K is an assembler that		PC-9800	MCDC	MS-DOS TM		μS5A10AS17K
17K Series	can be used in common with the 17K series products. When developing the program of the	series	1010-000		3.5" 2HD	μS5A13AS17K
Assembler (AS17K)	μ PD17P207, AS17K is used in combination with a device file (AS17201 or AS17207).			5" 2HC		μS7B10AS17K
		IBM PC/AT	PC DOS TM		3.5" 2HC	μS7B13AS17K
Device File (AS17201 (AS17207)	AS17201 is a device file for	PC-9800			5" 2HD	μS5A10AS17201 μS5A10AS17207
	μ PD17201A. AS17207 is a device file for μ PD17207. These are used in combination with an assembler for the 17K series (AS17K).	series	MS-DOS		3.5" 2HD	μS5A13AS17201 μS5A13AS17207
					5" 2HC	μS7B10AS17201 μS7B10AS17207
		IBM PC/AT	PC DOS		3.5" 2HC	μS7B13AS17201 μS7B13AS17207
Support m Software d (<i>SIMPLE-</i> e	SIMPLEHOST is a software	PC-9800			5" 2HD	μS5A10IE17K
	package that enables man- machine interface on the Windows TM when a program is	series	MS-DOS		3.5" 2HD	μ\$5A13IE17K
	developed by using an in-circuit emulator and a personal computer.		PC DOS	Windows	5" 2HC	μ\$7B10IE17K
		IBM PC/AT			3.5" 2HC	μ\$7B13IE17K

Remark The corresponding OS versions are as follows:

OS	Version		
MS-DOS	Ver. 3.30 to Ver. 5.00A Note		
PC DOS	Ver. 3.1 to Ver. 5.0 Note		
Windows	Ver. 3.0 to Ver. 3.1		

Note Ver. 5.00/5.00A of MS-DOS and Ver. 5.0 of PC DOS have a task swap function, but this function cannot be used with this software.

NOTES FOR CMOS DEVICES

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- Ordering information
- Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.) Santa Clara, California Tel: 800-366-9782 Fax: 800-729-9288

NEC Electronics (Germany) GmbH

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.1.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A.

Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A.

Spain Office Madrid, Spain Tel: 01-504-2787 Fax: 01-504-2860

NEC Electronics (Germany) GmbH Scandinavia Office

Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388 NEC Electronics Hong Kong Ltd. Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd. Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd. United Square, Singapore 1130 Tel: 253-8311 Fax: 250-3583

NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-719-2377 Fax: 02-719-5951

NEC do Brasil S.A.

Sao Paulo-SP, Brasil Tel: 011-889-1680 Fax: 011-889-1689 [MEMO]

SIMPLEHOST is a trademark of NEC Corporation. MS-DOS and Windows are trademarks of Microsoft Corporation. PC/AT and PC DOS are trademarks of IBM Corporation.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.