

## MOS INTEGRATED CIRCUIT

# μ**PD703130**

### V850E/MS2<sup>™</sup> 32-BIT SINGLE-CHIP MICROCONTROLLER

The  $\mu$ PD703130 is a member of the V850 Family<sup>TM</sup> of 32-bit single-chip microcontrollers designed for real-time control operations. These microcontrollers provide on-chip features, including a 32-bit CPU, RAM, interrupt controller, real-time pulse unit, serial interface, A/D converter, and DMA controller.

The  $\mu$ PD703130 is a ROMless version product.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

V850E/MS2 User's Manual Hardware: U14985E V850E/MS1<sup>™</sup> User's Manual Architecture: U12197E

#### **FEATURES**

- Number of instructions: 81
- Minimum instruction execution time 30 ns (@ 33 MHz operation)
- General-purpose registers 32 bits × 32
- Instruction set suitable for control applications
- · Internal memory ROM: None

RAM: 4 KB

- Advanced on-chip interrupt controller
- · Real-time pulse unit suitable for control operations
- Powerful serial interface (on-chip dedicated baud rate generator)
- On-chip clock generator
- 10-bit resolution A/D converter: 4 channels
- DMA controller: 4 channels
- Power saving functions

#### **APPLICATIONS**

- · Optical storage equipment (DVD players, etc.)
- · System control for digital consumer equipment, etc.

The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Corporation, at its own discretion, may withdraw the device prior to its production. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

#### **ORDERING INFORMATION**

Part Number	Package	Maximum Operating Frequency	Internal ROM
μPD703130GC-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	33 MHz	None

#### **PIN CONFIGURATION (TOP VIEW)**

#### 100-pin plastic LQFP (fine pitch) (14 × 14)

• μPD703130GC-8EU



#### PIN NAMES

A.O. to A.2.2:	Address bus	D20 D22 to D27	Dort 2
A0 to A23:	Address bus	P20, P22 to P27:	Port 2
ANI0 to ANI3:	Analog input	P33, P34:	Port 3
AVDD:	Analog power supply	P50 to P57:	Port 5
AVREF:	Analog reference voltage	P60 to P67:	Port 6
AVss:	Analog ground	P70 to P73:	Port 7
BCYST:	Bus cycle start timing	P80, P83 to P85:	Port 8
CKSEL:	Clock generator operating mode select	P90 to P97:	Port 9
CLKOUT:	Clock output	P100, P102:	Port 10
$\overline{\text{CS0}}$ , $\overline{\text{CS3}}$ to $\overline{\text{CS5}}$ :	Chip select	PX6, PX7:	Port X
CVDD:	Clock generator power supply	RAS3 to RAS5:	Row address strobe
CVss:	Clock generator ground	RD:	Read
D0 to D15:	Data bus	RESET:	Reset
DMAAK0 to DMAAK3:	DMA acknowledge	RXD0, RXD1:	Receive data
DMARQ0 to DMARQ3:	DMA request	SCK0, SCK1:	Serial clock
HLDAK:	Hold acknowledge	SI0, SI1:	Serial input
HLDRQ:	Hold request	SO0, SO1:	Serial output
HVDD:	Power supply for external pins	TCLR10 to TCLR12:	Timer clear
INTP100 to INTP103, :	Interrupt request from peripherals	TI13:	Timer input
INTP110 to INTP113,		TO100, TO110:	Timer output
INTP130		TO120	
IORD:	I/O read strobe	TXD0, TXD1:	Transmit data
IOWR:	I/O write strobe	UCAS:	Upper column address strobe
LCAS:	Lower column address strobe	UWR:	Upper write strobe
LWR:	Lower write strobe	Vdd:	Power supply for internal unit
MODE0, MODE2:	Mode	Vss:	Ground
NMI:	Non-maskable interrupt request	WAIT:	Wait
OE:	Output enable	WE:	Write enable
P00, P02, P04 to P07:	Port 0	X1, X2:	Crystal
P10, P12, P14 to P17:	Port 1		

#### INTERNAL BLOCK DIAGRAM



#### CONTENTS

1.	DIFFERENCES BETWEEN V850E/MS2 AND V850E/MS1	6
2.	PIN FUNCTIONS   2.1 Port Pins   2.2 Non-Port Pins   2.3 Pin I/O Circuits and Recommended Connection of Unused Pins	7 9
3.	ELECTRICAL SPECIFICATIONS	14
4.	PACKAGE DRAWING	68
5.	RECOMMENDED SOLDERING CONDITIONS	69

#### 1. DIFFERENCES BETWEEN V850E/MS2 AND V850E/MS1

Product Name	V850E/MS2	V850E	/MS1	
Item	μPD703130	μPD703100-33	μPD703102-33	
Internal ROM	None	None	128 KB (mask ROM)	
Maximum operating frequency	33 MHz	33 MHz		
Memory space	64 MB linear (only 22 MB supports on-chip $\overline{\text{CS}}$ signal)	64 MB linear		
Chip select output	4 spaces	8 spaces		
Interrupt function	External: 10, internal: 35	External: 25, internal: 47		
I/O lines	Input: 5, I/O: 52	Input: 9, I/O: 114		
Timer	16-bit timer/event counter: 4 channels 16-bit timer: 2 channels	16-bit timer/event counter 16-bit timer: 2 channels	: 6 channels	
Serial interface	CSI/UART: 2 channels Dedicated baud rate generator: 2 channels	CSI: 2 channels CSI/UART: 2 channels Dedicated baud rate gener	ator: 3 channels	
A/D converter	10-bit resolution × 4 channels	10-bit resolution $\times$ 8 chann	els	
Package	100-pin plastic LQFP (fine-pitch) (14 $ imes$ 14)	144-pin plastic LQFP (fine-	pitch) (20 $\times$ 20)	
Other	Noise tolerance and noise radiation will differ du	e to differences in circuit sc	ale and mask layout.	

#### 2. PIN FUNCTIONS

#### 2.1 Port Pins

Pin Name	I/O	Function	Alternate Function	
P00	I/O	Port 0	TO100	
P02	1	6-bit I/O port	TCLR10	
P04	1	Input/output can be specified in 1-bit units.	INTP100/DMARQ0	
P05	1		INTP101/DMARQ1	
P06	1		INTP102/DMARQ2	
P07	1		INTP103/DMARQ3	
P10	I/O	Port 1	TO110	
P12	1	6-bit I/O port Input/output can be specified in 1-bit units.	TCLR11	
P14	1		INTP110/DMAAK0	
P15			INTP111/DMAAK1	
P16			INTP112/DMAAK2	
P17			INTP113/DMAAK3	
P20	Input	Port 2	NMI	
P22	I/O	P20 is an input only port. When a valid edge is input, this pin operates as NMI input. Also, bit 0	TXD0/SO0	
P23		of the P2 register indicates the NMI input status. P22 to P27 are 6-bit I/O port.	RXD0/SI0	
P24			SCK0	
P25		Input/output can be specified in 1-bit units.	TXD1/SO1	
P26			RXD1/SI1	
P27			SCK1	
P33	I/O	Port 3	TI13	
P34		2-bit I/O port Input/output can be specified in 1-bit units.	INTP130	
P50 to P57	I/O	Port 5 8-bit I/O port Input/output can be specified in 1-bit units.	D8 to D15	
P60 to P67	I/O	Port 6 8-bit I/O port Input/output can be specified in 1-bit units.	A16 to A23	
P70 to P73	Input	Port 7 4-bit input only port	ANI0 to ANI3	
P80				CSO
P83	4-bit I/O port Input/output can be specified in 1-bit units.		CS3/RAS3	
P84			CS4/RAS4/IOWR	
P85	1		CS5/RAS5/IORD	

			(2/2)
Pin Name	I/O	Function	Alternate Function
P90	I/O	Port 9	LCAS/LWR
P91		8-bit I/O port Input/output can be specified in 1-bit units.	UCAS/UWR
P92			RD
P93			WE
P94			BCYST
P95			ŌĒ
P96			HLDAK
P97			HLDRQ
P100	I/O	Port 10	TO120
P102		2-bit I/O port Input/output can be specified in 1-bit units.	TCLR12
PX6	I/O	Port X	WAIT
PX7		2-bit I/O port Input/output can be specified in 1-bit units.	CLKOUT

#### 2.2 Non-Port Pins

Pin Name	I/O	Function	Alternate Function
TO100	Output	Pulse signal output for timers 10 to 12	P00
TO110			P10
TO120			P100
TCLR10	Input	External clear signal input for timers 10 to 12	P02
TCLR11			P12
TCLR12			P102
TI13	Input	External count clock input for timer 13	P33
INTP100	Input	External maskable interrupt request input, shared as external capture	P04/DMARQ0
INTP101		trigger input for timer 10	P05/DMARQ1
INTP102			P06/DMARQ2
INTP103	_		P07/DMARQ3
INTP110	Input	External maskable interrupt request input, shared as external capture	P14/DMAAK0
INTP111	_	trigger input for timer 11	P15/DMAAK1
INTP112			P16/DMAAK2
INTP113	_		P17/DMAAK3
INTP130	Input	External maskable interrupt request input, shared as external capture trigger input for timer 13	P34
SO0	Output	Serial transmit data output (3-wire) for CSI0 and CSI1	P22/TXD0
SO1			P25/TXD1
SI0	Input	Serial receive data input (3-wire) for CSI0 and CSI1	P23/RXD0
SI1			P26/RXD1
SCK0	I/O	Serial clock I/O (3-wire) for CSI0 and CSI1	P24
SCK1			P27
TXD0	Output	Serial transmit data output for UART0 and UART1	P22/SO0
TXD1			P25/SO1
RXD0	Input	Serial receive data input for UART0 and UART1	P23/SI0
RXD1			P26/SI1
D0 to D7	I/O	16-bit data bus for external memory	-
D8 to D15			P50 to P57
A0 to A15	Output	24-bit address bus for external memory	-
A16 to A23			P60 to P67
LWR	Output	Lower byte write-enable signal output for external data bus	P90/LCAS
UWR	Output	Higher byte write-enable signal output for external data bus	P91/UCAS
RD	Output	Read strobe signal output for external data bus	P92
WE	Output	Write enable signal output for DRAM	P93
ŌE	Output	Output enable signal output for DRAM	P95

Pin Name	I/O	Function	Alternate Function
LCAS	Output	Column address strobe signal output for DRAM's lower data	P90/LWR
UCAS	Output	Column address strobe signal output for DRAM's higher data	P91/UWR
RAS3	Output	Row address strobe signal output for DRAM	P83/CS3
RAS4			P84/CS4/IOWR
RAS5			P85/CS5/IORD
BCYST	Output	Strobe signal output indicating start of bus cycle	P94
<del>CS0</del>	Output	Chip select signal output	P80
CS3			P83/RAS3
CS4			P84/RAS4/IOWR
CS5			P85/RAS5/IORD
WAIT	Input	Control signal input for inserting waits in bus cycle	PX6
IOWR	Output	DMA write strobe signal output	P84/RAS4/CS4
IORD	Output	DMA read strobe signal output	P85/RAS5/CS5
DMARQ0 to DMARQ3	Input	DMA request signal input	P04/INTP100 to P07/INTP103
DMAAK0 to DMAAK3	Output	DMA acknowledge signal output	P14/INTP110 to P17/INTP113
HLDAK	Output	Bus hold acknowledge output	P96
HLDRQ	Input	Bus hold request input	P97
ANI0 to ANI3	Input	Analog input to A/D converter	P70 to P73
NMI	Input	Non-maskable interrupt request input	P20
CLKOUT	Output	System clock output	PX7
CKSEL	Input	Input for specifying clock generator's operation mode	-
MODE0, MODE2	Input	Specify operation modes	-
RESET	Input	System reset input	-
X1	Input	Connecting resonator for system clock. Input is via X1 when using an	_
X2	_	external clock.	_
AVREF	Input	Reference voltage input for A/D converter	_
AVDD	_	Positive power supply for A/D converter	_
AVss	_	Ground potential for A/D converter	_
CVDD	_	Positive power supply for dedicated clock generator	_
CVss	_	Ground potential for dedicated clock generator	_
Vdd	_	Positive power supply (power supply for internal units)	_
HVdd	_	Positive power supply (power supply for external pins)	-
Vss	_	Ground potential	_

#### 2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

Table 2-1 shows the I/O circuit type of each pin and recommended connection of unused pins. Figure 2-1 shows the various circuit types using partially abridged diagrams.

When connecting to V\_DD or V\_SS via a resistor, a resistance value in the range of 1 to 10 k $\Omega$  is recommended.

#### Table 2-1. I/O Circuit Type of Each Pin and Recommended Connection of Unused Pins (1/2)

Pin	I/O Circuit Type	Recommended Connection of Unused Pins
P00/TO100	5	Input: Independently connect to HVDD or Vss via a resistor
P02/TCLR10		Output: Leave open
P04/INTP100/DMARQ0 to P07/INTP103/DMARQ3		
P10/TO110		
P12/TCLR11		
P14/INTP110/DMAAK0 to P17/INTP113/DMAAK3		
P20/NMI	2	Connect directly to Vss
P22/TXD0/SO0	5	Input: Independently connect to HVDD or VSS via a resistor
P23/RXD0/SI0		Output: Leave open
P24/SCK0	]	
P25/TXD1/SO1		
P26/RXD1/SI1		
P27/SCK1		
P33/TI13		
P34/INTP130		
P50/D8 to P57/D15		
P60/A16 to P67/A23		
P70/ANI0 to P73/ANI3	9	Connect directly to Vss
P80/CS0, to P83/CS3/RAS3	5	Input: Independently connect to HVDD or VSS via a resistor
P84/CS4/RAS4/IOWR, P85/CS5/RAS5/IORD		Output: Leave open
P90/LCAS/LWR		
P91/UCAS/UWR		
P92/RD	]	
P93/WE		
P94/BCYST	]	
P95/OE		
P96/HLDAK	]	
P97/HLDRQ	]	
P100/TO120		
P102/TCLR12		

#### Table 2-1. I/O Circuit Type of Each Pin and Recommended Connection of Unused Pins (2/2)

Pin	I/O Circuit Type	Recommended Connection of Unused Pins
PX6/WAIT	5	Input: Independently connect to HVDD or Vss via a resistor
PX7/CLKOUT		Output: Leave open
A0 to A15	4	_
D0 to D7	5	
CKSEL	1	
RESET	2	
MODE0, MODE2		
AVREF, AVSS	_	Connect directly to Vss
AVDD	_	Connect directly to HVDD



Figure 2-1. Pin I/O Circuits

Caution Replace VDD by HVDD when referencing the circuit diagrams shown above.

#### 3. ELECTRICAL SPECIFICATIONS

#### Absolute Maximum Ratings (TA = 25°C)

Parameter	Symbol	Con	dition	Rating	Unit
Power supply voltage	Vdd	VDD pin		-0.5 to +4.6	V
	HVDD	$HV_{DD}$ pin, $HV_{DD} \ge V_{D}$	HVob pin, HVob ≥ Vob     CVob pin		V
	CVDD	CV <sub>DD</sub> pin			V
	CVss	CVss pin		-0.5 to +0.5	V
	AVDD	AV <sub>DD</sub> pin		–0.5 to HVpp + 0.5 <sup>Note</sup>	V
	AVss	AVss pin		-0.5 to +0.5	V
Input voltage	Vı	Except X1 pin		-0.5 to HVpp + 0.5 <sup>Note</sup>	V
Clock input voltage	Vк	X1, V <sub>DD</sub> = 3.0 to 3.6	V	-0.5 to V <sub>DD</sub> + 1.0 <sup>Note</sup>	V
Output current, low	lol	1 pin Total of all pins		4.0	mA
				100	mA
Output current, high	Іон	1 pin		-4.0	mA
		Total of all pins		-100	mA
Output voltage	Vo	HV <sub>DD</sub> = 5.0 V ±10%		-0.5 to HVpp + 0.5 <sup>Note</sup>	V
Analog input voltage	VIAN	P70/ANI0 to P73	AV <sub>DD</sub> > HV <sub>DD</sub>	-0.5 to HV <sub>DD</sub> + 0.5 <sup>Note</sup>	V
		pins	$HV_{DD} \ge AV_{DD}$	-0.5 to AV <sub>DD</sub> + 0.5 <sup>Note</sup>	V
A/D converter reference input	AVREF	AV <sub>DD</sub> > HV <sub>DD</sub>		-0.5 to HV <sub>DD</sub> + 0.5 <sup>Note</sup>	V
voltage		$HV_{DD} \ge AV_{DD}$		-0.5 to AV <sub>DD</sub> + 0.5 <sup>Note</sup>	V
Operating ambient temperature	TA			-40 to +85	°C
Storage temperature	Tstg			-60 to +150	°C

Note Be sure not to exceed the absolute maximum ratings (MAX. value) of the each power supply voltage.

- Cautions 1. Do not make direct connections of the output (or input/output) pins of the IC product with each other, and also avoid direct connections to VDD, Vcc, or GND. However, the open drain pins or the open collector pins can be directly connected to each other. A direct connection can also be made for an external circuit designed with timing specifications that prevent conflicting output from pins subject to a high-impedance state.
  - 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

The ratings and conditions shown below for DC characteristics and AC characteristics are within the range for normal operation and quality assurance.

#### Capacitance (T<sub>A</sub> = 25°C, V<sub>DD</sub> = HV<sub>DD</sub> = CV<sub>DD</sub> = V<sub>SS</sub> = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	Сі	fc = 1 MHz			15	pF
I/O capacitance	Сю	Unmeasured pins returned to 0 V.			15	pF
Output capacitance	Co				15	pF

#### **Operating Conditions**

Operation Mode	Internal Operating Clock Frequency (fx)	Operating Ambient Temperature (TA)	Power Supply Voltage (Vdd, HVdd)
Direct mode	10 to 33 MHz <sup>Note 1</sup>	–40 to +85°C	VDD = 3.0 to 3.6 V,
PLL mode <sup>Note 2</sup>	20 to 33 MHz <sup>Note 3</sup>	–40 to +85°C	HVDD = 5.0 V ±10%

Notes 1. Set the input clock frequency used in direct mode to 20 to 66 MHz.

- 2. The internal operating clock frequency in PLL mode is the value for 5× operation. When used for 1× or 1/2× operation as set by the CKDIVn (n = 0, 1) bit of the CKC register, operation at a frequency of 20 MHz or less is possible.
- 3. Set the input clock frequency used in PLL mode to 4.0 to 6.6 MHz.

#### **Recommended Oscillator**

#### (a) Ceramic resonator

(i) Murata Mfg. Co., Ltd. ( $T_A = -40$  to +85°C)

			X1	┦᠐┝──┥	Rd :C2			
Manu- facturer	Part Number	Oscillation Frequency	Recommer	nded Circuit	Constant	Oscillatio Ra	Oscillation Stabilization	
		fxx (MHz)	C1 (pF)	C2 (pF)	R₁ (kΩ)	MIN. (V)	MAX. (V)	Time (MAX.) Tost (ms)
Murata Mfg.	CSTS400MG06 <sup>Note</sup> (CSTLS4M00G56-B0)	4.0	On-chip	On-chip	0	3.0	3.6	0.6
	CSTCR4M00G55-R0	4.0	On-chip	On-chip	0	3.0	3.6	0.6
	CSTS0500MG06 <sup>Note</sup> (CSTLS5M00G56-B0)	5.0	On-chip	On-chip	0	3.0	3.6	0.6
	CSTCR5M00G55-R0	5.0	On-chip	On-chip	0	3.0	3.6	0.6
	CSTS066MG06 <sup>Note</sup> (CSTLS6M60G56-B0)	6.6	On-chip	On-chip	0	3.0	3.6	0.6
	CSTCR6M60G55-R0	6.6	On-chip	On-chip	0	3.0	3.6	0.6

Note The part number will be changed to the part number in the parentheses from June 2001.

Cautions 1. Connect the oscillator as close to the X1 and X2 pins as possible.

- 2. Do not wire any other signal lines in the area enclosed by broken lines.
- 3. Sufficiently evaluate the matching between the  $\mu$ PD703130 and the resonator.

#### (ii) TDK ( $T_A = -40$ to +85°C)

Manu- Part Numbe		r Oscillation Frequency	Recomme	onstant		llation e Range	Oscillation Stabilization Time	
		fxx (MHz)	C1 (pF)	C2 (pF)	Rd (kΩ)	MIN. (V)	MAX. (V)	(MAX.) TOST (MS)
TDK	FCR4.0MC5	4.0	On-chip	On-chip	0	3.0	3.6	0.73
	FCR5.0MC5	5.0	On-chip	On-chip	0	3.0	3.6	0.68
	FCR6.0MC5	6.0	On-chip	On-chip	0	3.0	3.6	0.58

- 2. Do not wire any other signal lines in the area enclosed by broken lines.
- 3. Sufficiently evaluate the matching between the  $\mu {\rm PD703130}$  and the resonator.

(iii) Kyocera Corporation (T<sub>A</sub> = -20 to +80°C)



Туре	Part Number	Oscillation Frequency	Recomme	ended Circuit	Constant		llation e Range	Oscillation Stabilization Time	
		fxx (MHz)	C1 (pF)	C2 (pF)	Rd (kΩ)	MIN. (V)	MAX. (V)	(MAX.) TOST (ms)	
Lead	KBR-4.0MKC	4.0	On-chip	On-chip	0	3.0	3.6	0.80	
	KBR-5.0MKC	5.0	On-chip	On-chip	0	3.0	3.6	0.70	
	KBR-6.0MKC	6.0	On-chip	On-chip	0	3.0	3.6	0.76	
SMD	PBRC4.00HR	4.0	On-chip	On-chip	0	3.0	3.6	0.80	
	PBRC5.00HR	5.0	On-chip	On-chip	0	3.0	3.6	0.70	
	PBRC6.00HR	6.0	On-chip	On-chip	0	3.0	3.6	0.76	

Cautions 1. Connect the oscillator as close to the X1 and X2 pins as possible.

- 2. Do not wire any other signal lines in the area enclosed by broken lines.
- 3. Sufficiently evaluate the matching between the  $\mu$ PD703130 and the resonator.

(b) External clock input  $(T_A = -40 \text{ to } +85^{\circ}\text{C})$ 



Paran	neter	Symbol	Con	dition	MIN.	TYP.	MAX.	Unit
Input voltage, h	igh	Vін	Except Note 1		2.2		HV <sub>DD</sub> + 0.3	V
			Note 1		0.8HVDD		HV <sub>DD</sub> + 0.3	V
Input voltage, Ic	w	VIL	Except Note 1	and Note 2	-0.5		+0.8	V
			Note 1		-0.5		0.2HVDD	V
Clock input volta	age, high	Vхн	X1 pin		0.8Vdd		VDD + 0.3	V
Clock input volta	Clock input voltage, low Vx		X1 pin		-0.3		0.15Vdd	V
Schmitt-triggered input		HV⊤⁺	Note 1, rising e	edge		3.0		V
threshold voltag	le	HV⊤ <sup>_</sup>	Note 1, falling	edge		2.0		V
Output voltage,	high	Vон	Іон = –2.5 mA		0.7HVDD			V
			Іон = −100 μА		HV <sub>DD</sub> – 0.4			V
Output voltage,	low	Vol	IoL = 2.5 mA				0.45	V
Input leakage c	urrent, high	Іцн	VI = HVDD, except Note 2				10	μA
Input leakage c	urrent, low	LIL	VI = 0 V, exce	pt Note 2			-10	μA
Output leakage	current, high	Ігон	Vo = HVdd				10	μA
Output leakage	current, low	ILOL	V0 = 0 V				-10	μA
Power supply	Normal	IDD1		VDD + CVDD		2.0  imes fx	3.0  imes fx	mA
current	mode			HVdd		1.5  imes fx	2.5  imes fx	mA
	HALT mode	IDD2		VDD + CVDD		1.4  imes fx	1.8  imes fx	mA
				HVDD		0.7  imes fx	$1.2 \times fx$	mA
	IDLE mode	IDD3		VDD + CVDD		1.4	2.5	mA
				HVDD		20	100	μA
	STOP	IDD4		VDD + CVDD		20	100	μA
	mode			HVDD		10	50	μA

#### DC Characteristics (TA = -40 to +85°C, VDD = CVDD = 3.0 to 3.6 V, HVDD = 5.0 $\pm$ 10%, Vss = 0 V)

Notes 1. P20/NMI, MODE0, MODE2, CKSEL, RESET

2. When the P70/ANI0 to P73/ANI3 pins are used as analog input.

**Remarks** 1. TYP. values are reference values for when  $T_A = 25^{\circ}C$ ,  $V_{DD} = CV_{DD} = 3.3 \text{ V}$ , and  $HV_{DD} = 5.0 \text{ V}$ .

- 2. Direct mode: fx = 10 to 33 MHz PLL mode: fx = 20 to 33 MHz
- **3.** The unit for fx is MHz.

#### Data Hold Characteristics (T<sub>A</sub> = -40 to +85°C)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Data hold voltage	VDDDR	STOP mode, VDD = VDDDR	1.5		3.6	V
	HVdddr	STOP mode, HVdd = HVdddr	Vdddr		5.5	V
Data hold current	IDDDR	V <sub>DD</sub> = V <sub>DDDR</sub>		30	150	μA
Power supply voltage rise time	trvd		200			μs
Power supply voltage fall time	tFVD		200			μs
Power supply voltage hold time (from STOP mode setting)	th∨d		0			ms
STOP mode release signal input time	tdrel		0			ns
Data hold input voltage, high	Vihdr	P20/NMI, MODE0, MODE2, CKSEL, RESET	0.8HVdddr		HVdddr	V
Data hold input voltage, low	Vildr	P20/NMI, MODE0, MODE2, CKSEL, RESET	0		0.2HVdddr	V

#### **Remark** TYP. values are reference values for when $T_A = 25^{\circ}C$ .



# AC Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = CV<sub>DD</sub> = 3.0 to 3.6 V, HV<sub>DD</sub> = 5.0 $\pm$ 10%, V<sub>SS</sub> = 0 V, output pin load capacitance: C<sub>L</sub> = 50 pF)

#### **AC Test Input Test Points**

#### (a) P20/NMI, MODE0, MODE2, CKSEL, RESET



#### (b) Pins other than those listed in (a) above



#### **AC Test Output Test Points**



Load Condition



#### (1) Clock timing

Parameter	Syn	nbol	Condition	MIN.	MAX.	Unit
X1 input cycle	<1>	tcyx	Direct mode	15	50	ns
			PLL mode	150	250	ns
X1 input high-level width	<2>	twxн	Direct mode	5		ns
			PLL mode	50		ns
X1 input low-level width	<3>	twx∟	Direct mode	5		ns
			PLL mode	50		ns
X1 input rise time	<4>	txr	Direct mode		4	ns
			PLL mode		10	ns
X1 input fall time	<5>	tx⊧	Direct mode		4	ns
			PLL mode		10	ns
CLKOUT output cycle	<6>	tсүк		30	100	ns
CLKOUT high-level width	<7>	twкн		0.5T – 7		ns
CLKOUT low-level width	<8>	twĸ∟		0.5T – 4		ns
CLKOUT rise time	<9>	<b>t</b> KR			5	ns
CLKOUT fall time	<10>	tкғ			5	ns

#### Remark T = tcyk



#### (2) Output waveform (other than X1, CLKOUT)

Parameter	Symbol		Condition	MIN.	MAX.	Unit
Output rise time	<12>	tor			10	ns
Output fall time	<13>	to⊧			10	ns



#### (3) Reset timing

Parameter	Syn	nbol	Condition	MIN.	MAX.	Unit
RESET high-level width	<14>	twrsh		500		ns
RESET low-level width	<15>	twrsl	When power supply is on, and STOP mode has been released	500 + Tos		ns
			Other than when power supply is on, and STOP mode has been released	500		ns

#### Remark Tos: Oscillation stabilization time



(4) SRAM, external ROM, or external I/O access timing

#### (a) Access timing (SRAM, external ROM, or external I/O) (1/2)

Parameter	Syn	nbol	Condition	MIN.	MAX.	Unit
Address, $\overline{\text{CSn}}$ output delay time (from CLKOUT $\downarrow$ )	<16>	<b>t</b> dka		2	10	ns
Address, $\overline{\text{CSn}}$ output hold time (from CLKOUT $\downarrow$ )	<17>	tнка		2	10	ns
RD, IORD ↓ delay time (from CLKOUT ↑)	<18>	<b>t</b> dkrdl		2	14	ns
RD, IORD ↑ delay time (from CLKOUT ↑)	<19>	<b>t</b> HKRDH		2	14	ns
UWR, LWR, IOWR ↓ delay time (from CLKOUT ↑)	<20>	<b>t</b> dkwrl		2	10	ns
UWR, LWR, IOWR ↑ delay time (from CLKOUT ↑)	<21>	<b>t</b> hkwrh		2	10	ns
$\overrightarrow{\text{BCYST}} \downarrow \text{delay time (from CLKOUT} \downarrow)$	<22>	<b>t</b> dkbsl		2	10	ns
$\overrightarrow{BCYST} \uparrow \text{delay time (from CLKOUT} \\ \downarrow)$	<23>	<b>t</b> нквsн		2	10	ns
$\overline{\text{WAIT}}$ setup time (to CLKOUT $\downarrow)$	<24>	tswк		15		ns
$\overline{WAIT}$ hold time (from CLKOUT $\downarrow$ )	<25>	tнкw		2		ns
Data input setup time (to CLKOUT ↑)	<26>	<b>t</b> skid		18		ns
Data input hold time (from CLKOUT ↑)	<27>	<b>t</b> hkid		2		ns
Data output delay time (from CLKOUT ↓)	<28>	<b>t</b> dkod		2	10	ns
Data output hold time (from CLKOUT ↓)	<29>	tнкор		2	10	ns

Remarks 1. Maintain at least one of the data input hold times thkid and thrond.

**2.** n = 0, 3 to 5

NEC

(a) Access timing (SRAM, external ROM, or external I/O) (2/2)



Parameter	Syn	nbol	Condition	MIN.	MAX.	Unit
Data input setup time (to address)	<30>	<b>t</b> said			(1.5 + w <sub>D</sub> + w)T – 28	ns
Data input setup time (to $\overline{RD}$ )	<31>	tsrdid			(1 + w□ + w)T – 32	ns
RD, IORD low-level width	<32>	twrdl		(1 + w⊳ + w)T – 10		ns
RD, IORD high-level width	<33>	<b>t</b> wrdh		T – 10		ns
	<34>	<b>t</b> dard		0.5T – 10		ns
Delay time from $\overline{RD}$ , $\overline{IORD}$ $\uparrow$ to address	<35>	<b>t</b> drda		(0.5 + i)T – 10		ns
Data input hold time (from $\overline{RD}$ , $\overline{IORD}$ $\uparrow$ )	<36>	thrdid		0		ns
Delay time from $\overline{RD}$ , $\overline{IORD}$ $\uparrow$ to data output	<37>	<b>t</b> DRDOD		(0.5 + i)T – 10		ns
WAIT setup time (to address)	<38>	tsaw	Note		T – 25	ns
WAIT setup time (to $\overline{\text{BCYST}} \downarrow$ )	<39>	<b>t</b> sbsw	Note		T – 25	ns
WAIT hold time (from $\overline{\text{BCYST}}$ $\uparrow$ )	<40>	<b>t</b> HBSW	Note	0		ns

#### (b) Read timing (SRAM, external ROM, or external I/O) (1/2)

Note For first WAIT sampling when the number of waits due to the DWC1 and DWC2 registers is zero.

#### Remarks 1. T = tcyk

- **2.** w: The number of waits due to  $\overline{WAIT}$ .
- 3. wD: The number of waits due to the DWC1 and DWC2 registers.
- 4. i: The number of idle states that are inserted when a write cycle follows a read cycle.
- 5. Maintain at least one of the data input hold times, their or there of.

**6.** n = 0, 3 to 5



#### (b) Read timing (SRAM, external ROM, or external I/O) (2/2)



#### (c) Write timing (SRAM, external ROM, or external I/O) (1/2)

Parameter	Syn	nbol	Condition	MIN.	MAX.	Unit
WAIT setup time (to address)	<38>	tsaw	Note		T – 25	ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{BCYST}} \downarrow$ )	<39>	<b>t</b> sbsw	Note		T – 25	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{BCYST}}$ $\uparrow$ )	<40>	tнвsw	Note	0		ns
Delay time from address, $\overline{\text{CSn}}$ to UWR, $\overline{\text{LWR}}$ , $\overline{\text{IOWR}} \downarrow$	<41>	<b>t</b> dawr		0.5T – 10		ns
Address setup time (to $\overline{\text{UWR}}$ , $\overline{\text{LWR}}$ , $\overline{\text{IOWR}} \uparrow$ )	<42>	<b>t</b> sawr		(1.5 + w⊳ + w)T – 10		ns
Delay time from UWR, UWR, OWR ↑ to address	<43>	<b>t</b> dwra		0.5T – 10		ns
UWR, LWR, IOWR high-level width	<44>	<b>t</b> wwrн		T – 10		ns
UWR, LWR, IOWR low-level width	<45>	twwRL		(1 + wD + w)T – 10		ns
Data output setup time (to UWR, LWR, IOWR ↑)	<46>	tsodwr		(1.5 + w⊳ + w)T – 10		ns
Data output hold time (from UWR, LWR, IOWR <sup>↑</sup> )	<47>	<b>t</b> hwrod		0.5T – 10		ns

Note For first WAIT sampling when the number of waits due to the DWC1 and DWC2 registers is zero.

#### Remarks 1. T = tcyk

**2.** w: The number of waits due to  $\overline{WAIT}$ .

**3.** w<sub>D</sub>: The number of waits due to the DWC1 and DWC2 registers.

**4.** n = 0, 3 to 5

NEC





Parameter	Symbol		Condition	MIN.	MAX.	Unit
$\overline{\text{WAIT}}$ setup time (to CLKOUT $\downarrow$ )	<24>	tswк		15		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT $\downarrow$ )	<25>	tнкw		2		ns
RD low-level width	<32>	<b>t</b> wrdl		(1 + w <sub>D</sub> + w <sub>F</sub> + w)T − 10		ns
RD high-level width	<33>	<b>t</b> wrdh		T – 10		ns
Delay time from address, $\overline{\text{CSn}}$ to $\overline{\text{RD}}\downarrow$	<34>	<b>t</b> DARD		0.5T – 10		ns
Delay time from $\overline{RD} \uparrow$ to address	<35>	<b>t</b> DRDA		(0.5 + i)T – 10		ns
Delay time from $\overline{RD} \uparrow$ to data output	<37>	<b>t</b> drdod		(0.5 + i)T – 10		ns
WAIT setup time (to address)	<38>	tsaw	Note		T – 25	ns
WAIT setup time (to $\overline{\text{BCYST}}\downarrow$ )	<39>	<b>t</b> sbsw	Note		T – 25	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{BCYST}}$ $\uparrow$ )	<40>	<b>t</b> HBSW	Note	0		ns
Delay time from address to $\overline{\rm IOWR}\downarrow$	<41>	<b>t</b> dawr		0.5T – 10		ns
Address setup time (to $\overline{\text{IOWR}}$ $\uparrow$ )	<42>	<b>t</b> sawr		(1.5 + w□ + w)T – 10		ns
Delay time from $\overline{\mathrm{IOWR}}$ $\uparrow$ to address	<43>	<b>t</b> dwra		0.5T – 10		ns
IOWR high-level width	<44>	<b>t</b> wwRH		T – 10		ns
IOWR low-level width	<45>	twwRL		(1 + w□ + w)T – 10		ns
Delay time from IOWR ↑ to RD ↑	<48>	towrrd	w <sub>F</sub> = 0	0		ns
			w <sub>F</sub> = 1	T – 10		ns
Delay time from $\overline{\text{DMAAKm}}\downarrow$ to $\overline{\text{IOWR}}\downarrow$	<49>	tddawr		0.5T – 10		ns
Delay time from $\overline{\text{IOWR}}$ $\uparrow$ to $\overline{\text{DMAAKm}}$ $\uparrow$	<50>	<b>t</b> dwrda		(0.5 + w⊧)T – 10		ns

#### (d) DMA flyby transfer timing (SRAM $\rightarrow$ external I/O transfer) (1/2)

Note For first WAIT sampling when the number of waits due to the DWC1 and DWC2 registers is zero.

#### Remarks 1. T = tcyk

- **2.** w: The number of waits due to  $\overline{WAIT}$ .
- **3.** w<sub>D</sub>: The number of waits due to the DWC1 and DWC2 registers.
- **4.** wF: The number of waits that are inserted for a source-side access during a DMA flyby transfer.
- **5.** i: The number of idle states that are inserted when a write cycle follows a read cycle.
- **6.** n = 0, 3 to 5, m = 0 to 3



#### (d) DMA flyby transfer timing (SRAM $\rightarrow$ external I/O transfer) (2/2)

#### (e) DMA flyby transfer timing (external I/O $\rightarrow$ SRAM transfer) (1/2)

Parameter	Symbol		Condition	MIN.	MAX.	Unit
$\overline{WAIT}$ setup time (to CLKOUT $\downarrow$ )	<24>	tswк		15		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT $\downarrow$ )	<25>	tнкw		2		ns
IORD low-level width	<32>	<b>t</b> wrdl		(1 + w <sub>D</sub> + w <sub>F</sub> + w)T - 10		ns
IORD high-level width	<33>	<b>t</b> wrdh		T – 10		ns
	<34>	<b>t</b> dard		0.5T – 10		ns
Delay time from IORD ↑ to address	<35>	<b>t</b> DRDA		(0.5 + i)T – 10		ns
Delay time from IORD ↑ to data output	<37>	<b>t</b> DRDOD		(0.5 + i)T – 10		ns
WAIT setup time (to address)	<38>	tsaw	Note		T – 25	ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{BCYST}} \downarrow$ )	<39>	<b>t</b> sbsw	Note		T – 25	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{BCYST}}$ $\uparrow$ )	<40>	tнвsw	Note	0		ns
Delay time from address to $\overline{\text{UWR}}$ , $\overline{\text{LWR}} \downarrow$	<41>	<b>t</b> dawr		0.5T – 10		ns
Address setup time (to $\overline{\text{UWR}}$ , $\overline{\text{LWR}}$ $\uparrow$ )	<42>	<b>t</b> sawr		(1.5 + wD + w)T – 10		ns
Delay time from UWR, LWR to address	<43>	<b>t</b> dwra		0.5T – 10		ns
UWR, LWR high-level width	<44>	<b>t</b> wwRH		T – 10		ns
UWR, LWR low-level width	<45>	twwRL		(1 + w <sub>D</sub> + w)T – 10		ns
Delay time from $\overline{UWR}, \overline{LWR}\uparrow$ to $\overline{IORD}\uparrow$	<48>	towrrd	wF = 0	0		ns
			w <sub>F</sub> = 1	T – 10		ns
Delay time from $\overline{\rm DMAAKm}\downarrow$ to $\overline{\rm IORD}\downarrow$	<51>	tddard		0.5T – 10		ns
Delay time from $\overline{\rm IORD}$ $\uparrow$ to $\overline{\rm DMAAKm}$ $\uparrow$	<52>	<b>t</b> drdda		0.5T – 10		ns

Note For first WAIT sampling when the number of waits due to the DWC1 and DWC2 registers is zero.

#### Remarks 1. T = tcyk

- **2.** w: The number of waits due to  $\overline{WAIT}$ .
- **3.** w<sub>D</sub>: The number of waits due to the DWC1 and DWC2 registers.
- **4.** wF: The number of waits that are inserted for a source-side access during a DMA flyby transfer.
- 5. i: The number of idle states that are inserted when a write cycle follows a read cycle.
- **6.** n = 0, 3 to 5, m = 0 to 3



#### (e) DMA flyby transfer timing (external I/O $\rightarrow$ SRAM transfer) (2/2)

#### (5) Page ROM access timing (1/2)

Parameter	Symbol		Condition	MIN.	MAX.	Unit
$\overline{\text{WAIT}}$ setup time (to CLKOUT $\downarrow$ )	<24>	tswк		15		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT $\downarrow$ )	<25>	tнкw		2		ns
Data input setup time (to CLKOUT ↑)	<26>	<b>t</b> skid		18		ns
Data input hold time (from CLKOUT ↑)	<27>	<b>t</b> hkid		2		ns
Off-page data input setup time (to address)	<30>	<b>t</b> said			(1.5 + w <sub>D</sub> + w)T − 28	ns
Off-page data input setup time (to $\overline{RD}$ )	<31>	tsrdid			(1 + w⊳ + w)T – 32	ns
Off-page RD low-level width	<32>	twrdl		(1 + w⊳ + w)T – 10		ns
RD high-level width	<33>	<b>t</b> wrdh		0.5T – 10		ns
Data input hold time (from $\overline{RD}$ )	<36>	thrdid		0		ns
Delay time from $\overline{RD} \uparrow$ to data output	<37>	t drdod		(0.5 + i)T – 10		ns
On-page RD low-level width	<53>	twordl		(1.5 + w <sub>PR</sub> + w)T − 10		ns
On-page data input setup time (to address)	<54>	<b>t</b> soaid			(1.5 + wpr + w)T – 28	ns
On-page data input setup time (to $\overline{RD}$ )	<55>	tsordid			(1.5 + w <sub>PR</sub> + w)T - 32	ns

#### Remarks 1. T = tcyk

- **2.** w: The number of waits due to  $\overline{WAIT}$ .
- 3. wD: The number of waits due to the DWC1 and DWC2 registers.
- 4. WPR: The number of waits due to the PRC register.
- 5. i: The number of idle states that are inserted when a write cycle follows a read cycle.
- 6. Maintain at least one of the data input hold times, thkid or thrond.

#### (5) Page ROM access timing (2/2)



PRC Register					
MA5	MA4	MA3	On-page Addresses	Off-page Addresses	
0	0	0	A0, A1	A2 to A23	
0	0	1	A0 to A2	A3 to A23	
0	1	1	A0 to A3	A4 to A23	
1	1	1	A0 to A4	A5 to A23	

**Remarks 1.** This is the timing for the following case.

Number of waits due to the DWC1 and DWC2 registers (TDW): 1 Number of waits due to the PRC register (TPRW): 1

- 2. The broken lines indicate high impedance.
- **3.** n = 0, 3 to 5

#### (6) DRAM access timing

#### (a) Read timing (high-speed page DRAM access, normal access: off-page) (1/3)

Parameter	Syn	nbol	Condition	MIN.	MAX.	Unit
$\overline{\text{WAIT}}$ setup time (to CLKOUT $\downarrow$ )	<24>	tswĸ		15		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT $\downarrow$ )	<25>	tнкw		2		ns
Data input setup time (to CLKOUT $\uparrow$ )	<26>	<b>t</b> skid		18		ns
Data input hold time (from CLKOUT $\uparrow$ )	<27>	thkid		2		ns
Delay time from $\overline{\operatorname{OE}} \uparrow$ to data output	<37>	tordod		(0.5 + i)T – 10		ns
Row address setup time	<56>	tasr		(0.5 + w <sub>RP</sub> )T – 10		ns
Row address hold time	<57>	<b>t</b> RAH		(0.5 + w <sub>RH</sub> )T – 10		ns
Column address setup time	<58>	tasc		0.5T – 10		ns
Column address hold time	<59>	tсан		(1.5 + w <sub>DA</sub> + w)T - 10		ns
Read/write cycle time	<60>	trc		(3 + w <sub>RP</sub> + w <sub>RH</sub> + w <sub>DA</sub> + w)T - 10		ns
RAS precharge time	<61>	t <sub>RP</sub>		(0.5 + wrp)T – 10		ns
RAS pulse time	<62>	tras		(2.5 + wrh + wda + w)T - 10		ns
RAS hold time	<63>	trsн		(1.5 + w <sub>DA</sub> + w)T - 10		ns
Column address read time for RAS	<64>	<b>t</b> RAL		(2 + w <sub>DA</sub> + w)T - 10		ns
CAS pulse width	<65>	<b>t</b> CAS		(1 + w <sub>DA</sub> + w)T - 10		ns
CAS-RAS precharge time	<66>	<b>t</b> CRP		(1 + wrp)T – 10		ns
CAS hold time	<67>	tсsн		(2 + w <sub>RH</sub> + w <sub>DA</sub> + w)T - 10		ns
WE setup time	<68>	trcs		(2 + wrp + wrh)T - 10		ns
$\overline{WE}$ hold time (from $\overline{RAS}$ $\uparrow$ )	<69>	<b>t</b> RRH		0.5T – 10		ns
$\overline{WE}$ hold time (from $\overline{CAS}$ $\uparrow$ )	<70>	<b>t</b> RCH		T – 10		ns
CAS precharge time	<71>	<b>t</b> CPN		(2 + w <sub>RP</sub> + w <sub>RH</sub> )T - 10		ns
Output enable access time	<72>	<b>t</b> OEA			(2 + w <sub>RP</sub> + w <sub>RH</sub> + w <sub>DA</sub> + w)T - 28	ns
RAS access time	<73>	<b>t</b> RAC			(2 + w <sub>RH</sub> + w <sub>DA</sub> + w)T - 28	ns
Access time from column address	<74>	taa			(1.5 + w <sub>DA</sub> + w)T – 28	ns
CAS access time	<75>	<b>t</b> CAC			(1 + w <sub>DA</sub> + w)T – 28	ns

#### Remarks 1. T = tcyk

- **2.** w: The number of waits due to  $\overline{WAIT}$ .
- **3.** wRP: The number of waits due to the RPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- **4.** wRH: The number of waits due to the RHCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- wDA: The number of waits due to the DACxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- **6.** i: The number of idle states that are inserted when a write cycle follows a read cycle.
# (a) Read timing (high-speed page DRAM access, normal access: off-page) (2/3)

Parameter	Symbol		Condition	MIN.	MAX.	Unit
RAS column address delay time	<76>	<b>t</b> RAD		(0.5 + w <sub>RH</sub> )T – 10		ns
RAS-CAS delay time	<77>	trcd		(1 + wrн)T – 10		ns
$\frac{\text{Output buffer turn-off delay time (from }}{\text{OE}} \uparrow)$	<78>	toez		0		ns
$\frac{\text{Output buffer turn-off delay time (from CAS \uparrow)}$	<79>	toff		0		ns

# Remarks 1. T = tcyk

**2.** wRH: The number of waits due to the RHCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).

(a) Read timing (high-speed page DRAM access, normal access: off-page) (3/3)



[MEMO]

### (b) Read timing (high-speed page DRAM access: on-page) (1/2)

Parameter	Syn	nbol	Condition	MIN.	MAX.	Unit
Data input setup time (to CLKOUT $\uparrow$ )	<26>	<b>t</b> skid		18		ns
Data input hold time (from CLKOUT ↑)	<27>	<b>t</b> HKID		2		ns
Delay time from $\overline{OE} \uparrow$ to data output	<37>	tordod		(0.5 + i)T – 10		ns
Column address setup time	<58>	tasc		(0.5 + wcp)T – 10		ns
Column address hold time	<59>	tсан		(1.5 + wda)T – 10		ns
RAS hold time	<63>	<b>t</b> RSH		(1.5 + wda)T – 10		ns
Column address read time for RAS	<64>	<b>t</b> RAL		(2 + w <sub>CP</sub> + w <sub>DA</sub> )T - 10		ns
CAS pulse width	<65>	<b>t</b> CAS		(1 + wda)T – 10		ns
$\overline{WE}$ setup time (to $\overline{CAS} \downarrow$ )	<68>	trcs		(1 + w <sub>CP</sub> )T – 10		ns
$\overline{WE}$ hold time (from $\overline{RAS}$ $\uparrow$ )	<69>	<b>t</b> RRH		0.5T – 10		ns
$\overline{WE}$ hold time (from $\overline{CAS}$ $\uparrow$ )	<70>	<b>t</b> RCH		T – 10		ns
Output enable access time	<72>	<b>t</b> OEA			(1 + w <sub>CP</sub> + w <sub>DA</sub> )T - 28	ns
Access time from column address	<74>	taa			(1.5 + w <sub>CP</sub> + w <sub>DA</sub> )T - 28	ns
CAS access time	<75>	<b>t</b> CAC			(1 + wda)T – 28	ns
$\frac{\text{Output buffer turn-off delay time (from }}{\text{OE }\uparrow)}$	<78>	toez		0		ns
Output buffer turn-off delay time (from $\overline{CAS} \uparrow$ )	<79>	toff		0		ns
Access time from CAS precharge	<80>	<b>t</b> acp			(2 + w <sub>CP</sub> + w <sub>DA</sub> )T - 28	ns
CAS precharge time	<81>	tcp		(1 + w <sub>CP</sub> )T – 10		ns
High-speed page mode cycle time	<82>	<b>t</b> PC		(2 + w <sub>CP</sub> + w <sub>DA</sub> )T - 10		ns
RAS hold time for CAS precharge	<83>	<b>t</b> RHCP		(2.5 + w <sub>CP</sub> + w <sub>DA</sub> )T - 10		ns

#### Remarks 1. T = tCYK

- 2. wcp: The number of waits due to the CPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- **3.** wDA: The number of waits due to the DACxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- **4.** i: The number of idle states that are inserted when a write cycle follows a read cycle.

# (b) Read timing (high-speed page DRAM access: on-page) (2/2)



#### (c) Write timing (high-speed page DRAM access, normal access: off-page) (1/2)

Parameter	Syn	nbol	Condition	MIN.	MAX.	Unit
$\overline{\rm WAIT}$ setup time (to CLKOUT $\downarrow$ )	<24>	tswк		15		ns
WAIT hold time (from CLKOUT $\downarrow$ )	<25>	tнкw		2		ns
Row address setup time	<56>	tasr		(0.5 + w <sub>RP</sub> )T – 10		ns
Row address hold time	<57>	<b>t</b> RAH		(0.5 + wrн)T – 10		ns
Column address setup time	<58>	tasc		0.5T – 10		ns
Column address hold time	<59>	tсан		(1.5 + wda + w)T – 10		ns
Read/write cycle time	<60>	trc		(3 + w <sub>RP</sub> + w <sub>RH</sub> + w <sub>DA</sub> + w)T - 10		ns
RAS precharge time	<61>	tRP		(0.5 + wrp)T - 10		ns
RAS pulse time	<62>	tras		(2.5 + w <sub>RH</sub> + w <sub>DA</sub> + w)T - 10		ns
RAS hold time	<63>	<b>t</b> rsн		(1.5 + wda + w)T - 10		ns
Column address read time (from $\overline{RAS} \uparrow$ )	<64>	<b>t</b> RAL		(2 + w <sub>DA</sub> + w)T - 10		ns
CAS pulse width	<65>	tcas		(1 + wda + w)T – 10		ns
CAS-RAS precharge time	<66>	<b>t</b> CRP		(1 + w <sub>RH</sub> )T – 10		ns
CAS hold time	<67>	tсsн		(2 + wrh + wda + w)T - 10		ns
CAS precharge time	<71>	<b>t</b> CPN		(2 + w <sub>RP</sub> + w <sub>RH</sub> )T - 10		ns
RAS column address delay time	<76>	<b>t</b> RAD		(0.5 + w <sub>RH</sub> )T – 10		ns
RAS-CAS delay time	<77>	trcd		(1 + w <sub>RH</sub> )T – 10		ns
$\overline{WE}$ setup time (to $\overline{CAS} \downarrow$ )	<84>	twcs		(1 + w <sub>RP</sub> + w <sub>RH</sub> )T - 10		ns
$\overline{WE}$ hold time (from $\overline{CAS}\downarrow$ )	<85>	twcн		(1 + w <sub>DA</sub> + w)T - 10	_	ns
Data setup time (to $\overline{\text{CAS}}\downarrow$ )	<86>	tos		(1.5 + wrp + wrн)T – 10		ns
Data hold time (from $\overline{CAS} \downarrow$ )	<87>	tон		(1.5 + w <sub>DA</sub> + w)T – 10		ns

#### Remarks 1. T = tCYK

- **2.** w: The number of waits due to  $\overline{WAIT}$ .
- **3.** wRP: The number of waits due to the RPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- **4.** wRH: The number of waits due to the RHCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- wDA: The number of waits due to the DACxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).

(c) Write timing (high-speed page DRAM access, normal access: off-page) (2/2)



Parameter	Syn	nbol	Condition	MIN.	MAX.	Unit
Column address setup time	<58>	tasc		(0.5 + wcp)T – 10		ns
Column address hold time	<59>	<b>t</b> CAH		(1.5 + wda)T – 10		ns
RAS hold time	<63>	<b>t</b> RSH		(1.5 + w <sub>DA</sub> )T – 10		ns
Column address read time (from $\overline{RAS} \uparrow$ )	<64>	<b>t</b> RAL		(2 + wcp + wda)T - 10		ns
CAS pulse width	<65>	tcas		(1 + w <sub>DA</sub> )T – 10		ns
CAS precharge time	<81>	tcp		(1 + wcp)T – 10		ns
RAS hold time for CAS precharge	<83>	<b>t</b> RHCP		(2.5 + w <sub>CP</sub> + w <sub>DA</sub> )T - 10		ns
$\overline{WE}$ setup time (to $\overline{CAS}\downarrow$ )	<84>	twcs	wcp ≥ 1	wcpT – 10		ns
$\overline{\text{WE}}$ hold time (from $\overline{\text{CAS}} \downarrow$ )	<85>	twcн		(1 + w <sub>DA</sub> )T – 10		ns
Data setup time (to $\overline{CAS} \downarrow$ )	<86>	tos		(0.5 + wcp)T – 10		ns
Data hold time (from $\overline{\text{CAS}}\downarrow$ )	<87>	tон		(1.5 + w <sub>DA</sub> )T – 10		ns
$\overline{\text{WE}}$ read time (from $\overline{\text{RAS}} \uparrow$ )	<88>	<b>t</b> RWL	WCP = 0	(1.5 + wda)T – 10		ns
$\overline{\text{WE}}$ read time (from $\overline{\text{CAS}} \uparrow$ )	<89>	tcw∟	wcp = 0	(1 + w <sub>DA</sub> )T – 10		ns
Data setup time (to $\overline{WE}\downarrow$ )	<90>	<b>t</b> DSWE	WCP = 0	0.5T – 10		ns
Data hold time (from $\overline{\text{WE}}\downarrow)$	<91>	<b>t</b> DHWE	wcp = 0	(1.5 + w <sub>DA</sub> )T – 10		ns
WE pulse width	<92>	tw₽	w <sub>CP</sub> = 0	(1 + w <sub>DA</sub> )T – 10		ns

# (d) Write timing (high-speed page DRAM access: on-page) (1/2)

- wcp: The number of waits due to the CPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- **3.** wDA: The number of waits due to the DACxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).

(d) Write timing (high-speed page DRAM access: on-page) (2/2)



# (e) Read timing (EDO DRAM) (1/3)

Parameter	Syr	nbol	Condition	MIN.	MAX.	Unit
Data input setup time (to CLKOUT	`) <26>	<b>t</b> skid		18		ns
Data input hold time (from CLKOUT	(1) <27>	<b>t</b> hkid		2		ns
Delay time from $\overline{\operatorname{OE}}$ $\uparrow$ to data output	t <37>	<b>t</b> DRDOD		(0.5 + i)T – 10		ns
Row address setup time	<56>	tasr		(0.5 + wrp)T – 10		ns
Row address hold time	<57>	<b>t</b> RAH		(0.5 + w <sub>RH</sub> )T – 10		ns
Column address setup time	<58>	tasc		0.5T – 10		ns
Column address hold time	<59>	tсан		(0.5 + wda)T – 10		ns
RAS precharge time	<61>	tRP		(0.5 + wrp)T – 10		ns
Column address read time (from $\overline{RAS}$	^) <64>	<b>t</b> RAL		(2 + wcp + wda)T - 10		ns
CAS-RAS precharge time	<66>	<b>t</b> CRP		(1 + wrp)T – 10		ns
CAS hold time	<67>	tсsн		(1.5 + w <sub>RH</sub> + w <sub>DA</sub> )T - 10		ns
$\overline{\text{WE}}$ setup time (to $\overline{\text{CAS}}\downarrow$ )	<68>	trcs		(2 + w <sub>RP</sub> + w <sub>RH</sub> )T – 10		ns
$\overline{\text{WE}}$ hold time (from $\overline{\text{RAS}}$ $\uparrow$ )	<69>	<b>t</b> RRH		0.5T – 10		ns
$\overline{WE}$ hold time (from $\overline{CAS}$ $\uparrow$ )	<70>	<b>t</b> RCH		1.5T – 10		ns
RAS access time	<73>	<b>t</b> RAC			(2 + w <sub>RH</sub> + w <sub>DA</sub> )T - 28	ns
Access time from column address	<74>	taa			(1.5 + wda)T – 28	ns
CAS access time	<75>	tcac			(1 + wda)T – 28	ns
Delay time from RAS to column add	ress <76>	trad		(0.5 + w <sub>RH</sub> )T – 10		ns
RAS-CAS delay time	<77>	trcd		(1 + w <sub>RH</sub> )T – 10		ns
$\frac{\text{Output buffer turn-off delay time (from OE)}}{\text{OE}}$	m <78>	toez		0		ns
Access time from CAS precharge	<80>	<b>t</b> ACP			(1.5 + w <sub>CP</sub> + w <sub>DA</sub> )T - 28	ns
CAS precharge time	<81>	tcp		(0.5 + w <sub>CP</sub> )T – 10		ns
RAS hold time for CAS precharge	<83>	<b>t</b> RHCP		(2 + w <sub>CP</sub> + w <sub>DA</sub> )T - 10		ns
Read cycle time	<93>	<b>t</b> HPC		(1 + w <sub>DA</sub> + w <sub>CP</sub> )T - 10		ns
RAS pulse width	<94>	<b>t</b> RASP		(2.5 + w <sub>RH</sub> + w <sub>DA</sub> )T - 10		ns
CAS pulse width	<95>	thcas		(0.5 + w <sub>DA</sub> )T – 10		ns
CAS hold time from OE Off-page	e <96>	tосн1		(2 + w <sub>RH</sub> + w <sub>DA</sub> )T – 10		ns
On-page	e <97>	tосн2		(0.5 + wda)T – 10		ns
Data input hold time (from $\overline{CAS} \downarrow$ )	<98>	tрнс		0		ns

- wRP: The number of waits due to the RPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- **3.** wRH: The number of waits due to the RHCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- wDA: The number of waits due to the DACxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- wcp: The number of waits due to the CPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- **6.** i: The number of idle states that are inserted when a write cycle follows a read cycle.

## (e) Read timing (EDO DRAM) (2/3)

Parameter	Symbol		Condition	MIN.	MAX.	Unit	
Output enable access time	Off-page	<99>	toea1			(2 + w <sub>RP</sub> + w <sub>RH</sub> + w <sub>DA</sub> )T - 28	ns
	On-page	<100>	toea2			(1 + w <sub>CP</sub> + w <sub>DA</sub> )T - 28	ns

- wRP: The number of waits due to the RPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- **3.** wRH: The number of waits due to the RHCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- **4.** wDA: The number of waits due to the DACxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- 5. wcp: The number of waits due to the CPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).

# (e) Read timing (EDO DRAM) (3/3)



[MEMO]

# (f) Write timing (EDO DRAM) (1/2)

Parameter		Syn	nbol	Condition	MIN.	MAX.	Unit
Row address setup time		<56>	tasr		(0.5 + w <sub>RP</sub> )T – 10		ns
Row address hold time		<57>	<b>t</b> rah		(0.5 + wrн)T – 10		ns
Column address setup tim	ne	<58>	tasc		0.5T – 10		ns
Column address hold time	9	<59>	<b>t</b> CAH		(0.5 + wda)T - 10		ns
RAS precharge time		<61>	t <sub>RP</sub>		(0.5 + w <sub>RP</sub> )T - 10		ns
RAS hold time		<63>	<b>t</b> RSH		(1.5 + wda)T – 10		ns
Column address read time (from $\overline{RAS}$ $\uparrow$ )	e	<64>	<b>t</b> RAL		(2 + w <sub>CP</sub> + w <sub>DA</sub> )T - 10		ns
CAS-RAS precharge time	!	<66>	<b>t</b> CRP		(1 + wrp)T – 10		ns
CAS hold time		<67>	tсsн		(1.5 + wrh + wda)T - 10		ns
Delay time from $\overline{RAS}$ to co	lumn address	<76>	<b>t</b> RAD		(0.5 + wrн)T – 10		ns
RAS-CAS delay time		<77>	trcd		(1 + w <sub>RH</sub> )T – 10		ns
CAS precharge time		<81>	<b>t</b> C₽		(0.5 + wcp)T – 10		ns
$\overline{RAS}$ hold time for $\overline{CAS}$ pr	echarge	<83>	<b>t</b> RHCP		(2 + w <sub>CP</sub> + w <sub>DA</sub> )T - 10		ns
$\overline{WE}$ hold time (from $\overline{CAS}$	↓)	<85>	twcн		(1 + wda)T – 10		ns
Data hold time (from CAS	(↓)	<87>	tон		(0.5 + wda)T - 10		ns
WE read time (from RAS ↑)	On-page	<88>	trwl	wcp = 0	(1.5 + wda)T – 10		ns
WE read time (from CAS ↑)	On-page	<89>	tcw∟	wcp = 0	(0.5 + w <sub>DA</sub> )T – 10		ns
$\overline{WE}$ pulse width	On-page	<92>	twp	wcp = 0	(1 + wda)T – 10		ns
Write cycle time		<93>	<b>t</b> HPC		(1 + wda + wcp)T - 10		ns
RAS pulse width		<94>	<b>t</b> RASP		(2.5 + wrh + wda)T - 10		ns
CAS pulse width		<95>	thcas		(0.5 + wda)T - 10		ns
WE setup time	Off-page	<101>	twcs1		(1 + wrp + wrh)T - 10		ns
(to CAS ↓)	On-page	<102>	twcs2	wcp ≥ 1	wсрТ – 10		ns
Data setup time	Off-page	<103>	t <sub>DS1</sub>		(1.5 + w <sub>RP</sub> + w <sub>RH</sub> )T - 10		ns
(to CAS ↓)	On-page	<104>	t <sub>DS2</sub>		(0.5 + w <sub>CP</sub> )T - 10		ns

- wRP: The number of waits due to the RPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- **3.** wRH: The number of waits due to the RHCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- **4.** w<sub>DA</sub>: The number of waits due to the DACxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- wcp: The number of waits due to the CPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).

# (f) Write timing (EDO DRAM) (2/2)



#### (g) DMA flyby transfer timing (DRAM (EDO, high-speed page) $\rightarrow$ external I/O transfer) (1/3)

Parameter	Syr	nbol	Condition	MIN.	MAX.	Unit
$\overline{\text{WAIT}}$ setup time (to CLKOUT $\downarrow$ )	<24>	tswк		15		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT $\downarrow$ )	<25>	tнкw		2		ns
Delay time from $\overline{\operatorname{OE}} \uparrow$ to data output	<37>	<b>t</b> DRDOD		(0.5 + i)T – 10		ns
Delay time from address to $\overline{IOWR}\downarrow$	<41>	<b>t</b> DAWR		(0.5 + wrp)T - 10		ns
Address setup time (to $\overline{\text{IOWR}}$ $\uparrow$ )	<42>	<b>t</b> sawr		(2 + w <sub>RP</sub> + w <sub>RH</sub> + w <sub>DA</sub> + w)T - 10		ns
Delay time from $\overline{IOWR}$ $\uparrow$ to address	<43>	<b>t</b> dwra		0.5T – 10		ns
Delay time from $\overline{\text{IOWR}} \uparrow \text{to } \overline{\text{RD}} \uparrow$	<48>	towrrd	wF = 0	0		ns
			w⊧ = 1	T – 10		ns
IOWR low-level width	<50>	twwrl		(2 + wrh + w <sub>DA</sub> + w)T - 10		ns
Row address setup time	<56>	tasr		(0.5 + wrp)T - 10		ns
Row address hold time	<57>	<b>t</b> RAH		(0.5 + w <sub>RH</sub> )T – 10		ns
Column address setup time	<58>	tasc		0.5T – 10		ns
Column address hold time	<59>	tсан		(1.5 + w <sub>DA</sub> + w <sub>F</sub> + w)T - 10		ns
Read/write cycle time	<60>	trc		(3 + wrp + wrh + wda + wf + w)T - 10		ns
RAS precharge time	<61>	t <sub>RP</sub>		(0.5 + w <sub>RP</sub> )T - 10		ns
RAS hold time	<63>	trsн		(1.5 + w <sub>DA</sub> + w <sub>F</sub> + w)T - 10		ns
Column address read time for RAS	<64>	<b>t</b> RAL		$(2 + w_{CP} + w_{DA} + w_F + w)T - 10$		ns
CAS pulse width	<65>	tcas		(1 + w <sub>DA</sub> + w <sub>F</sub> + w)T - 10		ns
CAS-RAS precharge time	<66>	tcrp		(1 + w <sub>RP</sub> )T – 10	_	ns
CAS hold time	<67>	tсsн		(2 + w <sub>RH</sub> + w <sub>DA</sub> + w <sub>F</sub> + w)T - 10		ns

- 2. w: The number of waits due to WAIT.
- **3.** wRP: The number of waits due to the RPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- **4.** wRH: The number of waits due to the RHCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- wDA: The number of waits due to the DACxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- 6. wcp: The number of waits due to the CPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- 7. wF: The number of waits that are inserted for a source-side access during a DMA flyby transfer.
- 8. i: The number of idle states that are inserted when a write cycle follows a read cycle.

(g) DMA flyby transfer timing (DRAM (ED	D, high-speed page) $\rightarrow$ external I/O transfer) (2/3)
---	--

Parameter		Syn	nbol	Condition	MIN.	MAX.	Unit
$\overline{\text{WE}}$ setup time (to $\overline{\text{CAS}}\downarrow$	)	<68>	trcs		(2 + w <sub>RP</sub> + w <sub>RH</sub> )T – 10		ns
WE hold time (from RAS	1)	<69>	<b>t</b> RRH		0.5T – 10		ns
$\overline{WE}$ hold time (from $\overline{CAS}$	↑)	<70>	<b>t</b> RCH		1.5T – 10		ns
CAS precharge time		<71>	<b>t</b> CPN		(2 + wrp + wrh)T – 10		ns
Delay time from $\overline{RAS}$ to c	olumn address	<76>	<b>t</b> RAD		(0.5 + w <sub>RH</sub> )T – 10		ns
RAS-CAS delay time		<77>	trcd		(1 + wrн)T – 10		ns
Output buffer turn-off delay time (from $\overline{OE} \uparrow$ )		<78>	toez		0		ns
$\frac{\text{Output buffer turn-off dela}}{\overline{\text{CAS}}\uparrow)$	y time (from	<79>	toff		0		ns
CAS precharge time		<81>	tcp		(0.5 + w <sub>CP</sub> )T – 10		ns
High-speed page mode cy	/cle time	<82>	<b>t</b> PC		$(2 + w_{CP} + w_{DA} + w_F + w)T - 10$		ns
RAS hold time for CAS pr	echarge	<83>	<b>t</b> RHCP		(2.5 + WCP + WDA + WF + W)T - 10		ns
RAS pulse width		<94>	<b>t</b> RASP		(2.5 + w <sub>RH</sub> + w <sub>DA</sub> + w <sub>F</sub> + w)T - 10		ns
$\overline{\text{CAS}} \text{ hold time from } \overline{\text{OE}}$ (from $\overline{\text{CAS}} \uparrow$ )	Off-page	<96>	tocH1		(2.5 + WRP + WRH + WDA + WF + W)T - 10		ns
	On-page	<97>	tocH2		$(1.5 + w_{CP} + w_{DA} + w_F + w)T - 10$		ns
Delay time from DMAAKm	$\overline{h} \downarrow \text{to } \overline{CAS} \downarrow$	<105>	<b>t</b> DDACS		(1.5 + w <sub>RH</sub> )T – 10		ns
Delay time from $\overline{\text{IOWR}}\downarrow$ t	to CAS ↓	<106>	tordcs		(1 + w <sub>RH</sub> )T – 10		ns

Remarks 1. T = tCYK

- **2.** w: The number of waits due to  $\overline{WAIT}$ .
- **3.** wcp: The number of waits due to the CPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- **4.** w<sub>DA</sub>: The number of waits due to the DACxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- **5.** wRH: The number of waits due to the RHCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- **6.** wRP: The number of waits due to the RPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- 7. wF: The number of waits that are inserted for a source-side access during a DMA flyby transfer.
- **8.** m = 0 to 3



#### (g) DMA flyby transfer timing (DRAM (EDO, high-speed page) $\rightarrow$ external I/O transfer) (3/3)

#### (h) DMA flyby transfer timing (external I/O $\rightarrow$ DRAM (EDO, high-speed page) transfer) (1/3)

Parameter	Syn	nbol	Condition	MIN.	MAX.	Unit
$\overline{\text{WAIT}}$ setup time (to CLKOUT $\downarrow$ )	<24>	tswĸ		15		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT $\downarrow$ )	<25>	tнкw		2		ns
IORD low-level width	<32>	twrdl		(2 + w <sub>RH</sub> + w <sub>DA</sub> + w <sub>F</sub> + w)T - 10		ns
IORD high-level width	<33>	<b>t</b> wrdh		T – 10		ns
Delay time from address to IORD ↑	<34>	<b>t</b> DARD		0.5T – 10		ns
Delay time from $\overline{IORD} \uparrow$ to address	<35>	<b>t</b> DRDA		(0.5 + i)T – 10		ns
Row address setup time	<56>	<b>t</b> asr		(0.5 + w <sub>RP</sub> )T – 10		ns
Row address hold time	<57>	<b>t</b> RAH		(0.5 + wrh)T – 10		ns
Column address setup time	<58>	tasc		0.5T – 10		ns
Column address hold time	<59>	<b>t</b> CAH		(1.5 + wda + wf)T - 10		ns
Read/write cycle time	<60>	trc		$(3 + w_{RP} + w_{RH} + w_{DA} + w_F + w)T - 10$		ns
RAS precharge time	<61>	<b>t</b> RP		(0.5 + wrp)T – 10		ns
RAS hold time	<63>	<b>t</b> RSH		(1.5 + wda + wf)T – 10		ns
Column address read time for RAS	<64>	<b>t</b> RAL		(2 + wcp + wda + wf + w)T – 10		ns
CAS pulse width	<65>	<b>t</b> CAS		(1 + wda + wf)T – 10		ns
CAS-RAS precharge time	<66>	<b>t</b> CRP		(1 + w <sub>RP</sub> )T – 10		ns
CAS hold time	<67>	tсsн		(2 + wrh + wda + wf + w)T – 10		ns
CAS precharge time	<71>	<b>t</b> CPN		(2 + w <sub>RP</sub> + w <sub>RH</sub> + w)T – 10		ns
Delay time from RAS to column address	<76>	<b>t</b> RAD		(0.5 + w <sub>RH</sub> )T – 10		ns
RAS-CAS delay time	<77>	<b>t</b> RCD		(1 + w <sub>RH</sub> + w)T – 10		ns
CAS precharge time	<81>	<b>t</b> CP		(0.5 + w <sub>CP</sub> + w)T – 10		ns
High-speed page mode cycle time	<82>	<b>t</b> PC		(2 + w <sub>CP</sub> + w <sub>DA</sub> + w <sub>F</sub> + w)T - 10		ns
RAS hold time for CAS precharge	<83>	<b>t</b> RHCP		(2.5 + w <sub>CP</sub> + w <sub>DA</sub> + w)T - 10		ns
$\overline{\text{WE}}$ hold time (from $\overline{\text{CAS}}\downarrow$ )	<85>	twcн		(1 + wda)T – 10		ns
$\overline{\text{WE}}$ read time (from $\overline{\text{RAS}}$ $\uparrow$ )	<88>	<b>t</b> RWL	wcp = 0	(1.5 + w <sub>DA</sub> + w)T – 10		ns

- 2. w: The number of waits due to WAIT.
- **3.** wRH: The number of waits due to the RHCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- **4.** wDA: The number of waits due to the DACxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- 5. wRP: The number of waits due to the RPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- 6. wcp: The number of waits due to the CPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- 7. wF: The number of waits that are inserted for a source-side access during a DMA flyby transfer.
- 8. i: The number of idle states that are inserted when a write cycle follows a read cycle.

#### (h) DMA flyby transfer timing (external I/O $\rightarrow$ DRAM (EDO, high-speed page) transfer) (2/3)

Parameter		Syn	nbol	Condition	MIN.	MAX.	Unit
$\overline{\text{WE}}$ read time (from $\overline{\text{CAS}}$	1)	<89>	<b>t</b> cw∟	w <sub>CP</sub> = 0	(1 + w <sub>DA</sub> + w)T – 10		ns
WE pulse width		<92>	<b>t</b> wp	WCP = 0	(1 + wda + w)T – 10		ns
RAS pulse width		<94>	trasp		(2.5 + wrh + wda + wf + w)T – 10		ns
WE setup time	Off-page	<101>	twcs1	WCP = 0	(1 + wrh + wrp + w)T – 10		ns
(to CAS ↓)	On-page	<102>	twcs2	$w_{CP} \geq 1$	wcpT – 10		ns
Delay time from $\overline{\text{DMAAKn}}$	n ↓ to CAS	<105>	tddacs		(1.5 + wrh + w)T – 10		ns
Delay time from $\overline{\text{IORD}}\downarrow$	to CAS ↓	<106>	tordcs		(1 + w <sub>RH</sub> + w)T – 10		ns
Delay time from $\overline{WE} \uparrow$ to $\overline{IORD} \uparrow$		<107>	towerd	wF = 0	0		ns
				w <sub>F</sub> = 1	T – 10		ns

- 2. w: The number of waits due to WAIT.
- **3.** wRH: The number of waits due to the RHCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- **4.** wDA: The number of waits due to the DACxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- 5. wRP: The number of waits due to the RPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- 6. wcp: The number of waits due to the CPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to 13).
- 7. wF: The number of waits that are inserted for a source-side access during a DMA flyby transfer.
- **8.** m = 0 to 3





#### (i) CBR refresh timing

Parameter	Symbol		Condition	MIN.	MAX.	Unit
RAS precharge time	<61>	t <sub>RP</sub>		(1.5 + wrrw)T – 10		ns
RAS pulse width	<62>	<b>t</b> RAS		(1.5 + w <sub>RCW</sub> <sup>Note</sup> )T – 10		ns
CAS hold time	<108>	<b>t</b> CHR		(1.5 + w <sub>RCW</sub> <sup>Note</sup> )T – 10		ns
RAS precharge CAS hold time	<110>	<b>t</b> RPC		(0.5 + wrrw)T – 10		ns
CAS setup time	<113>	<b>t</b> CSR		T – 10		ns

**Note** At least one clock cycle is inserted by default for wRCW regardless of the settings of the RCW0 to RCW2 bits of the RWC register.

- 2. WRRW: The number of waits due to the RRW0 and RRW1 bits of the RWC register.
- 3. wRCW: The number of waits due to the RCW0 to RCW2 bits of the RWC register.



#### (j) CBR self-refresh timing

Parameter	Symbol		Condition	MIN.	MAX.	Unit
CAS hold time	<114>	tснs		-5		ns
RAS precharge time	<115>	trps		(1 + 2 <b>w</b> srw)T – 10		ns

#### Remarks 1. T = tcyk

2. WSRW: The number of waits due to the SRW0 to SRW2 bits of the RWC register.



# (7) DMAC timing

Parameter	Sym	nbol	Condition	MIN.	MAX.	Unit
DMARQn setup time (to CLKOUT ↑)	<116>	<b>t</b> SDRK		15		ns
DMARQn hold time (from CLKOUT ↑)	<117>			2		ns
	<118>	thkdr2		Until DMAAKn ↓		ns
DMAAKn output delay time (from CLKOUT ↓)	<119>	<b>t</b> dkda		2	10	ns
$\overline{\rm DMAAKn} \text{ output hold time} \\ (from CLKOUT \downarrow)$	<120>	<b>t</b> hkda		2	10	ns
TCn output delay time (from CLKOUT ↓)	<121>	<b>t</b> октс		2	10	ns
TCn output hold time (from CLKOUT ↓)	<122>	<b>t</b> нктс		2	10	ns

Remark n = 0 to 3



[MEMO]

# (8) Bus hold timing (1/2)

Parameter	Symbol		Condition	MIN.	MAX.	Unit
HLDRQ setup time (to CLKOUT ↑)	<123>	<b>t</b> shrk		15		ns
HLDRQ hold time (from CLKOUT ↑)	<124>	<b>t</b> HKHR		2		ns
Delay time from CLKOUT $\downarrow$ to HLDAK	<125>	<b>t</b> dkha		2	10	ns
HLDRQ high-level width	<126>	twнqн		T + 17		ns
HLDAK low-level width	<127>	twhal		T – 8		ns
Delay time from $\overline{\text{CLKOUT}} \downarrow$ to bus float	<128>	<b>t</b> DKCF			10	ns
Delay time from $\overline{\text{HLDAK}}$ $\uparrow$ to bus output	<129>	<b>t</b> DHAC		0		ns
Delay time from $\overline{\text{HLDRQ}} \downarrow$ to $\overline{\text{HLDAK}} \downarrow$	<130>	tDHQHA1		2.5T		ns
Delay time from $\overline{\text{HLDRQ}}$ $\uparrow$ to $\overline{\text{HLDAK}}$ $\uparrow$	<131>	tdhqha2		0.5T	1.5T	ns

Remark T = t<sub>CYK</sub>

## (8) Bus hold timing (2/2)



### (9) Interrupt timing

Parameter	Symbol		Condition	MIN.	MAX.	Unit
NMI high-level width	<132>	twniн		500		ns
NMI low-level width	<133>	<b>t</b> wnil		500		ns
INTPn high-level width	<134>	twiтн		4T + 10		ns
INTPn low-level width	<135>	twı⊤∟		4T + 10		ns



**2.** Т = tсук



# (10) RPU timing

Parameter	Sym	npol	Condition	MIN.	MAX.	Unit
TI13 high-level width	<136>	twтiн		3T + 18		ns
TI13 low-level width	<137>	tw⊤i∟		3T + 18		ns
TCLR1n high-level width	<138>	twтcн		3T + 18		ns
TCLR1n low-level width	<139>	<b>t</b> wtcl		3T + 18		ns

# **Remarks 1.** n = 0 to 2

**2.** Т = tсук



# (11) UART0, UART1 timing (clock-synchronized or master mode only)

Parameter	Symbol		Condition	MIN.	MAX.	Unit
SCKn cycle	<140>	tcysko	Output	250		ns
SCKn high-level width	<141>	<b>t</b> wsкon	Output	0.5tcүsко – 20		ns
SCKn low-level width	<142>	<b>t</b> wskol	Output	0.5tcүsко – 20		ns
RXDn setup time (to $\overline{\text{SCKn}}$ $\uparrow$ )	<143>	<b>t</b> srxsk		30		ns
RXDn hold time (from $\overline{\text{SCKn}}$ $\uparrow$ )	<144>	<b>t</b> HSKRX		0		ns
TXDn output delay time (from $\overline{\text{SCKn}}\downarrow$ )	<145>	tdsktx			20	ns
TXDn output hold time (from $\overline{\text{SCKn}} \uparrow$ )	<146>	<b>t</b> HSKTX		0.5tcysко — 5		ns

#### **Remark** n = 0, 1



# (12) CSI0, CSI1 timing

#### (a) Master mode

Parameter	Symbol		Condition	MIN.	MAX.	Unit
SCKn cycle	<147>	tcysk1	Output	100		ns
SCKn high-level width	<148>	twsĸ1H	Output	0.5tcysк1 – 20		ns
SCKn low-level width	<149>	<b>t</b> wsĸ1∟	Output	0.5tcysк1 – 20		ns
SIn setup time (to $\overline{\text{SCKn}}$ $\uparrow$ )	<150>	tssisk		30		ns
SIn hold time (from $\overline{\text{SCKn}} \uparrow$ )	<151>	<b>t</b> HSKSI		0		ns
SOn output delay time (from $\overline{\mathrm{SCKn}}\downarrow$ )	<152>	<b>t</b> DSKSO			20	ns
SOn output hold time (from $\overline{\mathrm{SCKn}}$ $\uparrow$ )	<153>	<b>t</b> HSKSO		0.5tсүзк1 – 5		ns

#### **Remark** n = 0, 1

#### (b) Slave mode

Parameter	Symbol		Condition	MIN.	MAX.	Unit
SCKn cycle	<147>	tcysk1	Input	100		ns
SCKn high-level width	<148>	twsĸ1H	Input	30		ns
SCKn low-level width	<149>	<b>t</b> wsĸ1∟	Input	30		ns
SIn setup time (to SCKn ↑)	<150>	tssisk		10		ns
SIn hold time (from $\overline{\text{SCKn}} \uparrow$ )	<151>	tHSKSI		10		ns
SOn output delay time (from $\overline{\text{SCKn}} \downarrow$ )	<152>	<b>t</b> DSKSO			30	ns
SOn output hold time (from $\overline{\text{SCKn}} \uparrow$ )	<153>	<b>t</b> HSKSO		twsĸ1H		ns

# **Remark** n = 0, 1



**2.** n = 0, 1

# A/D Converter Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = CV<sub>DD</sub> = 3.0 to 3.6 V, HV<sub>DD</sub> = 5.0 V $\pm$ 10%, V<sub>SS</sub> = 0 V, HV<sub>DD</sub> - 0.5 V $\leq$ AV<sub>DD</sub> $\leq$ HV<sub>DD</sub>, output pin load capacitance: C<sub>L</sub> = 50 pF)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Resolution	-		10			bit
Overall error	-				±4	LSB
Quantization error	-				±1/2	LSB
Conversion time	tconv		5		10	μs
Sampling time	<b>t</b> SAMP		Conversion clock <sup>Note</sup> /6			ns
Zero scale error	-				<u>+</u> 4	LSB
Scale error	-				±4	LSB
Linearity error	-				±3	LSB
Analog input voltage	VIAN		-0.3		AVREF + 0.3	V
Analog input resistance	Ran			2		MΩ
AVREF input voltage	AVREF	AVREF = AVDD	4.5		5.5	V
AVREF input current	AIREF				2.0	mA
AVDD current	Aldd				6	mA

Note Conversion clock is the number of clocks set by the ADM1 register.

# 4. PACKAGE DRAWING

# 100-PIN PLASTIC LQFP (FINE PITCH) (14x14)



#### NOTE

Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	16.00±0.20
В	14.00±0.20
С	14.00±0.20
D	16.00±0.20
F	1.00
G	1.00
Н	$0.22\substack{+0.05 \\ -0.04}$
I	0.08
J	0.50 (T.P.)
K	1.00±0.20
L	0.50±0.20
М	$0.17\substack{+0.03 \\ -0.07}$
Ν	0.08
Р	1.40±0.05
Q	0.10±0.05
R	$3^{\circ + 7^{\circ}}_{-3^{\circ}}$
S	1.60 MAX.
S100	GC-50-8EU, 8EA-2

# 5. RECOMMENDED SOLDERING CONDITIONS

TBD

# NOTES FOR CMOS DEVICES -

# **①** PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

#### Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

#### **(2)** HANDLING OF UNUSED INPUT PINS FOR CMOS

#### Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

#### **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Reference materials Electrical Characteristics for Microcomputer (U15170J<sup>Note</sup>)

Note This document number is that of Japanese version.

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

V850E/MS1, V850E/MS2, and V850 Family are trademarks of NEC Corporation.

# **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- Ordering information
- Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

#### NEC Electronics Inc. (U.S.) Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130

Fax: 408-588-6130 800-729-9288

# NEC Electronics (Germany) GmbH

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

## **NEC Electronics (UK) Ltd.** Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

# NEC Electronics Italiana s.r.l.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

#### NEC Electronics (Germany) GmbH Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

# **NEC Electronics (France) S.A.**

Velizy-Villacoublay, France Tel: 01-3067-5800 Fax: 01-3067-5899

#### NEC Electronics (France) S.A. Madrid Office

Madrid, Spain Tel: 091-504-2787 Fax: 091-504-2860

# NEC Electronics (Germany) GmbH

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388 **NEC Electronics Hong Kong Ltd.** Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd. Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd. Novena Square, Singapore Tel: 253-8311 Fax: 250-3583

NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951

#### NEC do Brasil S.A.

Electron Devices Division Guarulhos-SP, Brasil Tel: 11-6462-6810 Fax: 11-6462-6829

J01.2

- The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Corporation, at its own discretion, may withdraw the device prior to its production.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property
  rights of third parties by or arising from use of a device described herein or any other liability arising from use
  of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other
  intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
- "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.
  - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.