DATA SHEET

# μ**PD70F3003A**,**70F3025A**,**70F3003A**(**A**)

# V853™ 32-BIT SINGLE-CHIP MICROCONTROLLERS

#### DESCRIPTION

The  $\mu$ PD70F3003A,  $\mu$ PD70F3025A, and  $\mu$ PD70F3003A(A) have a flash memory instead of the internal mask ROM of the  $\mu$ PD703003A/703004A,  $\mu$ PD703025A, and  $\mu$ PD703003A(A), respectively. This model is useful for small-scale production of a variety of application sets or early start of production since the program can be written and erased by the user even with the  $\mu$ PD70F3003 mounted on the board.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

V853 Hardware User's Manual:U10913EV850 Series™ Architecture User's Manual:U10243E

#### FEATURES

- Compatible with  $\mu$ PD703003A, 703004A, 703025A, and 703003A(A)
- Can be replaced with mask ROM model for mass production of application set μPD70F3003A → μPD703003A, 703004A μPD70F3025A → μPD7030025A μPD70F3003A(A) → μPD703003A(A)
- Internal memory Flash memory: 128KB (μPD70F3003A, 70F3003A(A)) 256KB (μPD70F3025A)

**Remark** For differences among the products, refer to **1. DIFFERENCES BETWEEN PRODUCT**.

#### \* ORDERING INFORMATION

Part Number	Package	Quality Grade
µPD70F3003AGC-33-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
μPD70F3025AGC-33-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
µPD70F3003AGC(A)-33-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special

The  $\mu$ PD70F3003A and  $\mu$ PD70F3003A(A) differ in the quality grade only.

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

#### APPLICATIONS

μPD70F3003A, 70F3025A: Camcorders, VCRs, PPCs, LBPs, printers, motor controllers, NC machine tools, mobile telephones, etc.
 μPD70F3003A(A): Medical equipment, automotive appliances, etc.

#### ★ PIN CONFIGURATION (Top View)

• 100-Pin Plastic LQFP (fine pitch) (14  $\times$  14)  $\mu$ PD70F3003AGC-33-8EU  $\mu$ PD70F3025AGC-33-8EU  $\mu$ PD70F3003AGC(A)-33-8EU



#### PIN NAMES

A16 to A19:	Address bus	P40 to P47:	Port 4
AD0 to AD15:	Address/data bus	P50 to P57:	Port 5
ADTRG:	A/D Trigger input	P60 to P63:	Port 6
ANI0 to ANI7:	Analog input	P70 to P77:	Port 7
ANO0, ANO1:	Analog output	P90 to P96:	Port 9
ASTB:	Address strobe	P110 to P117:	Port 11
AVDD:	Analog VDD	PWM0, PWM1:	Pulse width modulation
AVREF1 to AVREF3:	Analog reference voltage	RESET:	Reset
AVss:	Analog Vss	R/W:	Read/write status
CVDD:	Power supply for clock generator	RXD0, PXD1:	Receive data
CVss:	Ground for clock generator	SCK0 to SCK3:	Serial clock
CKSEL:	Clock select	SI0 to SI3:	Serial input
CLKOUT :	Clock output	SO0 to SO3:	Serial output
DSTB:	Data strobe	TO110, TO111,	
HLDAK:	Hold acknowledge	TO120, TO121,	
HLDRQ:	Hold request	TO130, TO131,	
INTP110 to INTP113,		TO140, TO141:	Timer output
INTP120 to INTP123,		TCLR11 to TCLR14:	Timer clear
INTP130 to INTP133,		TI11 to TI14:	Timer input
INTP140 to INTP143:	Interrupt request from peripherals	TXD0, TXD1:	Transmit data
LBEN:	Lower byte enable	UBEN:	Upper byte enable
MODE:	Mode	WAIT:	Wait
NMI:	Non-maskable interrupt request	X1, X2:	Crystal
P00 to P07:	Port 0	Vdd:	Power supply
P10 to P17:	Port 1	Vpp:	Programming power supply
P20 to P27:	Port 2	Vss:	Ground
P30 to P37:	Port 3		

#### INTERNAL BLOCK DIAGRAM



 $\star$ 

# CONTENTS

1. DIFFERENCES BETWEEN PRODUCTS	6
2. PIN FUNCTIONS	7
2.1 Port Pins	····· 7
2.2 Non-Port Pins	
2.3 Pin I/O Circuits and Recommended Connection of Unused Pins	11
<ul> <li>3. ELECTRICAL SPECIFICATIONS</li> <li>3.1 Normal Operation Mode</li> <li>3.2 Flash Memory Programming Mode</li> </ul>	····· 14 ····· 37
4. PACKAGE DRAWING	40
5. RECOMMENDED SOLDERING CONDITIONS	41
APPENDIX NOTES ON TARGET SYSTEM DESIGN	42

#### 1. DIFFERENCES BETWEEN PRODUCTS

Item	µPD703003A	µPD703004A	μPD703025A	µPD703003A(A)	µPD703025A(A)	$\mu$ PD70F3003A	μPD70F3025A	µPD70F3003A(A)	
Internal ROM	Mask ROM	1			Flash memory				
	128 KB	96 KB	256 KB	128 KB	256 KB	128 KB	256 KB	128 KB	
Internal RAM	4 KB 8 KB			4 KB	8 KB	4 KB	8 KB	4 KB	
Flash memory programming mode	None	None					Provided		
VPP pin	None					Provided			
Quality grade	Standard			Special		Standard		Special	
Electrical specifications	Current co	Current consumption, etc. differs. (Refer to each product data sheets).							
Others	Noise imm	unity and noi	se radiation	differ becau	se circuit sca	ale and mask	alayout diffe	r.	

Caution There are differences in noise immunity and noise radiation between the flash memory version and mask ROM version. When pre-producing an application set with the flash memory version and then mass-producing it with the mask ROM version, be sure to conduct sufficient evaluation for commercial samples (not engineering samples) of the mask ROM version.

## 2. PIN FUNCTIONS

#### 2.1 Port Pins

Pin Name	I/O	Function	Alternate Function
P00	I/O	Port 0	TO110
P01		8-bit I/O port.	T0111
P02		Input/output can be specified in 1-bit units.	TCLR11
P03			TI11
P04			INTP110
P05			INTP111
P06			INTP112
P07			INTP113/ADTRG
P10	I/O	Port 1	TO120
P11		8-bit I/O port.	TO121
P12		Input/output can be specified in 1-bit units.	TCLR12
P13	-		TI12
P14			INTP120
P15			INTP121/SO2
P16			INTP122/SI2
P17			INTP123/SCK2
P20	I/O	Port 2	PWM0
P21		8-bit I/O port.	PWM1
P22		Input/output can be specified in 1-bit units.	TXD0/SO0
P23	-		RXD0/SI0
P24	-		SCK0
P25			TXD1/SO1
P26	-		RXD1/SI1
P27	-		SCK1
P30	I/O	Port 3	TO130
P31	1	8-bit I/O port.	TO131
P32		Input/output can be specified in 1-bit units.	TCLR13
P33	1		TI13
P34	1		INTP130
P35			INTP131/SO3
P36	1		INTP132/SI3
P37	1		INTP133/SCK3
P40 to P47	I/O	Port 4	AD0 to AD7
		8-bit I/O port.	
		Input/output can be specified in 1-bit units.	
P50 to P57	I/O	Port 5	AD8 to AD15
		8-bit I/O port.	
		Input/output can be specified in 1-bit units.	

			(2/2)
Pin Name	I/O	Function	Alternate Function
P60 to P63	I/O	Port 6	A16 to A19
		4-bit I/O port.	
		Input/output can be specified in 1-bit units.	
P70 to P77	Input	Port 7	ANI0 to ANI7
		8-bit input port.	
P90	I/O	Port 9	LBEN
P91		7-bit I/O port.	UBEN
P92		Input/output can be specified in 1-bit units.	R/W
P93			DSTB
P94	_		ASTB
P95			HLDAK
P96			HLDRQ
P110	I/O	Port 11	TO140
P111		8-bit I/O port.	TO141
P112		Input/output can be specified in 1-bit units.	TCLR14
P113			TI14
P114	1		INTP140
P115			INTP141
P116			INTP142
P117	_		INTP143

# 2.2 Non-Port Pins

Pin Name	I/O	Function	Alternate Function
TO110	Output	Pulse signal output from timers 11 to 14	P00
TO111			P01
TO120			P10
TO121			P11
TO130			P30
TO131			P31
TO140			P110
TO141			P111
TCLR11	Input	External clear signal input for timers 11 to 14	P02
TCLR12			P12
TCLR13			P32
TCLR14			P112
TI11	Input	External count clock input for timers 11 to 14	P03
TI12			P13
TI13			P33
TI14			P113
INTP110	Input	External maskable interrupt request input and external capture	P04
INTP111		trigger input for timer 11	P05
INTP112			P06
INTP113			P07/ADTRG
INTP120	Input	External maskable interrupt request input and external capture	P14
INTP121		trigger input for timer 12	P15/SO2
INTP122			P16/S12
INTP123			P17/SCK2
INTP130	Input	External maskable interrupt request input and external capture	P34
INTP131		trigger input for timer 13	P35/SO3
INTP132			P36/SI3
INTP133			P37/SCK3
INTP140	Input	External maskable interrupt request input and external capture	P114
INTP141		trigger input for timer 14	P115
INTP142			P116
INTP143			P117
SO0	Output	Serial transmit data output for CSI0 to CSI3 (3-wire)	P22/TXD0
SO1			P25/TXD1
SO2			P15/INTP121
SO3			P35/INTP131
SI0	Input	Serial receive data output for CSI0 to CSI3 (3-wire)	P23/RXD0
SI1			P26/RXD1
SI2			P16/INTP122
SI3	7		P36/INTP132

Pin Name	I/O	Function	Alternate Function
SCK0	I/O	Serial clock I/O for CSI0 to CSI3 (3-wire)	P24
SCK1			P27
SCK2			P17/INTP123
SCK3			P37/INTP133
TXD0	Output	Serial transmit data output of UART0 to UART1	P22/SO0
TXD1			P25/SO1
RXD0	Input	Serial receive data input of UART0 to UART1	P23/SI0
RXD1	-		P26/SI1
PWM0	Output	Pulse signal output of PWM	P20
PWM1	_		P21
AD0 to AD7	I/O	16-bit multiplexed address/data bus when external memory is connected	P40 to P47
AD8 to AD15	_		P50 to P57
A16 to A19	Output	Higher address bus when external memory is connected	P60 to P63
LBEN	Output	Lower byte enable signal output of external data bus	P90
UBEN		Higher byte enable signal output of external data bus	P91
R/W	Output	External read/write status output	P92
DSTB	- '	External data strobe signal output	P93
ASTB	-	External address strobe signal output	P94
HLDAK	Output	Bus hold acknowledge output	P95
HLDRQ	Input	Bus hold request input	P96
ANI0 to ANI7	Input	Analog input to A/D converter	P70 to P77
ANO0, ANO1	Output	Analog output of D/A converter	
NMI	Input	Non-maskable interrupt request input	
CLKOUT	Output	System clock output	
CKSEL	Input	Input specifying operation mode of clock generator	CVDD
WAIT	Input	Control signal input inserting wait state in bus cycle	_
MODE	Input	Operation mode specification	
RESET	Input	System reset input	
X1	Input	System clock resonator connection. Input external clock to X1 to	
X2		supply external clock.	
ADTRG	Input	A/D converter external trigger input	P07/INTP113
AV <sub>REF1</sub>	Input	Reference voltage input for A/D converter	
AVREF2	Input	Reference voltage input for D/A converter	
AVREF3	mput	Thereferice voltage input for DIA converter	
AVDD		Positive power supply for A/D converter	
AVss		Ground potential for A/D converter	
CVDD	+		
CVbb		Positive power supply for internal clock generator	
		Ground potential for internal clock generator	
VDD		Positive power supply	—
Vss		Ground potential High voltage application pin when program is written/verified	

#### 2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

Table 2-1 shows the I/O circuit type of each pin, and the recommended connections of the unused pins. Figure 2-1 shows a partially simplified diagram of each circuit.

It is recommended that 1 to 10 k $\Omega$  resistors be used when connecting to V\_DD or Vss via a resistor.

#### Table 2-1. Types of Pin I/O Circuits and Recommended Connections of Unused Pins (1/2)

Pin Name	I/O Circuit Type	Recommended Connection of Unused Pins
P00/TO110, P01/TO111	5	Input: Independently connect to VDD or VSS via a resistor.
P02/TCLR11, P03/TI11,	8	Output: Leave open.
P04/INTP110 to P07/INTP113/ADTRG		
P10 to TO120, P11/TO121	5	
P12/TCLR12, P13/TI12	8	
P14/INTP120		
P15/INTP121/SO2		
P16/INTP122/SI2		
P17/INTP123/SCK2		
P20/PWM0, P21/PWM1	5	
P22/TXD0/SO0		
P23/RXD0/SI0, P24/SCK0	8	
P25/TXD1/SO1	5	
P26/RXD1/SI1, P27/SCK1	8	
P30/TO130, P31/TO131	5	
P32/TCLR13, P33/TI13	8	
P34/INTP130		
P35/INTP131/SO3	10-A	
P36/INTP132/SI3		
P37/INTP133/SCK3		
P40/AD0 to P47/AD7	5	
P50/AD8 to P57/AD15	-	
P60/A16 to P63/A19		
P70/ANI0 to P77/ANI7	9	Directly connect to Vss.
P90/LBEN	5	Input: Independently connect to VDD or VSS via a resistor.
P91/UBEN		Output: Leave open.
P92/R/W		
P93/DSTB		
P94/ASTB		
P95/HLDAK		
P96/HLDRQ		
P110/TO140, P111/TO141		
P112/TCLR14, P113/TI14	8	
P114/INTP140 to P117/INTP143		

# Table 2-1. Types of Pin I/O Circuits and Recommended Connection of Unused Pins (2/2)

Pin Name	I/O Circuit Type	Recommended Connection of Unused Pins
ANO0, ANO1	12	Leave open.
NMI	2	Directly connect to Vss.
CLKOUT	3	Leave open.
WAIT	1	Directly connect to VDD.
MODE	2	
RESET		—
		_
AVREF1 to AVREF3, AVSS	_	Directly connect to Vss.
AVDD	_	Directly connect to VDD.
Vpp	_	Connect to Vss.



Figure 2-1. Pins I/O Circuits

#### 3. ELECTRICAL SPECIFICATIONS

#### 3.1 Normal Operation Mode

#### Absolute Maximum Ratings (T<sub>A</sub> = 25°C)

Parameter	Symbol	Conditio	ns	Ratings	Unit		
Supply voltage	VDD	Vdd pin	-0.5 to +7.0	V			
	CVDD	CVDD pin		-0.5 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V		
	CVss	CVss pin	CVss pin		V		
	AVDD	AV <sub>DD</sub> pin		-0.5 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V		
	AVss	AVss pin		-0.5 to +0.5	V		
Input voltage	VI1	<b>Note 2</b> , V <sub>DD</sub> = 5.0 V ±10%	, o	-0.5 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V		
	V <sub>I2</sub>	VPP pin in flash memory p	VPP pin in flash memory programming mode,		V		
		$V_{DD} = 5.0 \text{ V} \pm 10\%$					
Clock input voltage	Vк	X1 pin, V <sub>DD</sub> = 5.0 V ±10%		X1 pin, V <sub>DD</sub> = 5.0 V ±10%		-0.5 to V <sub>DD</sub> + 1.0 <sup>Note 1</sup>	V
Output current, low	lc∟	1 pin		4.0	mA		
		Total of all pins		100	mA		
Output current, high	Існ	1 pin		-4.0	mA		
		Total of all pins		-100	mA		
Output voltage	Vo	$V_{DD} = 5.0 \text{ V} \pm 10\%$		-0.5 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V		
Analog input voltage	VIAN	P70/ANI0 to P77/ANI7	AV <sub>DD</sub> > V <sub>DD</sub>	-0.5 to V <sub>DD</sub> + $0.3^{Note 1}$	V		
			$V_{\text{DD}} \ge AV_{\text{DD}}$	-0.5 to AV <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V		
Analog reference input voltage	AVREF	AVREF1 tO AVREF3 AVDD > VDD		-0.5 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V		
			$V_{DD} \ge AV_{DD}$ -		V		
Operating ambient temperature	TA				°C		
Storage temperature	Tstg			-65 to +125	°C		

Notes 1. Be sure not to exceed the absolute maximum ratings (MAX. value) of each supply voltage.
 2. X1, P70 to P77, AVREF1 to AVREF3, and their alternate-function pins are excluded.

- Cautions 1. Avoid direct connections among the IC device output (or I/O) pins and between VDD or Vcc and GND. However, direct connections among open-drain and open-collector pins are possible, as are direct connections to external circuits that have timing designed to prevent output conflict with pins that become high-impedance.
  - Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The normal operating ranges of ratings and conditions in which the quality of the product is guaranteed are specified in the following DC Characteristics and AC Characteristics.

#### Capacitance (T<sub>A</sub> = $25^{\circ}$ C, V<sub>DD</sub> = V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	С	fc = 1 MHz			15	pF
I/O capacitance	Сю	Pins other than tested pin: 0 V			15	pF
Output capacitance	Co				15	pF

#### **Operating Conditions**

Operation Mode	Internal System Clock Frequency ( $\phi$ )	Operating Temperature (TA)	Supply Voltage (VDD)
Direct mode,	2 to 33 MHz <sup>Note 1</sup>	−40 to +85°C	5.0 V ±10%
PLL mode	5 to 33 MHz <sup>Note 2</sup>	−40 to +85°C	5.0 V ±10%

Notes 1. When A/D converter not used.

2. When A/D converter used.

#### **Recommended Oscillator**

Caution For the resonator selection and oscillator constant of the  $\mu$ PD70F3003A(A), customers are requested to apply to the resonator manufacturer for evaluation.

#### (1) Ceramic resonator connection (T<sub>A</sub> = -40 to $+85^{\circ}$ C)

#### (a) *µ*PD70F3003A

	X1   X2   Rd   Rd   C1   C2   TT   C2   TT										
Manufacturer	Part Number	Oscillation	Re	ecommend	ed	Oscil	lation	Oscillation			
			Cir	Circuit Constant			Range	Stabilization Time			
		fxx (MHz)	C1 (pF)	C2 (pF)	Rd (W)	MIN. (V)	MAX. (V)	(MAX.) Tost (ms)			
Kyocera	PBRC4.00HR	4.0	On-chip	On-chip	—	4.5	5.5	0.10			
Corporation	PBRC5.00HR	5.0	On-chip	On-chip	_	4.5	5.5	0.08			
	PBRC6.00HR	6.0	On-chip	On-chip	—	4.5	5.5	0.08			
	PBRC6.60HR	6.6	On-chip	On-chip	—	4.5	5.5	0.08			
TDK	FCR4.0MC5	4.0	On-chip	On-chip	—	4.5	5.5	0.14			
	FCR5.0MC5	5.0	On-chip	On-chip	—	4.5	5.5	0.14			
	FCR6.0MC5	6.0	On-chip	On-chip	—	4.5	5.5	0.11			
Murata Mfg.	CSTS0400MG06	4.0	On-chip	On-chip	—	4.5	5.5	0.12			
Co., Ltd	CSTCR4M00G05	4.0	On-chip	On-chip	—	4.5	5.5	0.14			
	CSTS0600MG06	6.0	On-chip	On-chip	—	4.5	5.5	0.14			
	CSTCR6M00G55-R0	6.0	On-chip	On-chip	_	4.5	5.5	0.18			

Cautions 1. Connect the oscillator as closely to the X1 and X2 pins as possible.

- 2. Do not wire any other signal lines in the area indicated by the broken lines.
- 3. Thoroughly evaluate the matching between the  $\mu$ PD70F3003A and the resonator.

#### (b) $\mu$ PD70F3025A



Cautions 1. Connect the oscillator as closely to the X1 and X2 pins as possible.

- 2. Do not wire any other signal lines in the area indicated by the broken lines.
- 3. Thoroughly evaluate the matching between the  $\mu$ PD70F3025A and the resonator.

#### (2) External clock input



and the high-speed CMOS inverter.

						(1/2
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH	Except X1 and Note	2.2		VDD + 0.3	V
		Note	0.8Vdd		VDD + 0.3	V
Input voltage, low	VIL	Except X1 and Note	-0.5		+0.8	V
		Note	-0.5		0.2VDD	V
Clock input voltage, high	Vхн	X1	0.8Vdd		VDD + 0.5	V
Clock input voltage, low	VxL	X1	-0.5		0.6	V
Schmitt trigger input threshold voltage	V <sub>T</sub> <sup>+</sup>	Note, rising		3.0		V
	VT	Note, falling		2.0		V
Schmitt trigger input hysteresis width	$V_T^+ - V_T^-$	Note	0.5			V
Output voltage, high	Vон	Іон = -2.5 mA	0.7Vdd			V
		Іон = -100 <i>µ</i> А	Vdd - 0.4			V
Output voltage, low	Vol	loc = 2.5 mA			0.45	V
Input leakage current, high	Іцн	VI = VDD			10	μA
Input leakage current, low	ILIL	$V_I = 0 V$			-10	μA
Output leakage current, high	Ігон	Vo = Vdd			10	μA
Output leakage current, low	Ilol	Vo = 0 V			-10	μA
Software pull-up resistor	R	P35/INTP131/SO3, P36/INTP132/SI3, P37/INTP133/SCK3	15	40	90	kΩ

#### DC Characteristics (TA = -40 to +85°C, V\_DD = 5.0 V $\pm 10\%$ , Vss = 0 V)

Note P02 to P07, P12 to P17, P23, P24, P26, P27, P32 to P37, P112 to P117, RESET, NMI, MODE, and their alternate-function pins.

**Remark** TYP. values are reference values for when  $T_A = 25^{\circ}C$  and  $V_{DD} = 5.0$  V.

								(2/2)
	Paramete	r	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply	µPD70F3003A,	Operating		Direct mode		$2.2  imes \phi$ + 7.5	$2.5  imes \phi + 22$	mA
current	70F3003A(A)			PLL mode		$2.3  imes \phi + 9.5$	$2.6 \times \phi + 25$	mA
		In HALT mode	DD2	Direct mode		$1.2 \times \phi + 7.5$	$1.3 \times \phi + 15$	mA
				PLL mode		$1.3  imes \phi + 9.5$	$1.4 \times \phi + 17$	mA
		In IDLE mode	Іррз	Direct mode		$8  imes \phi$ + 300	$10 \times \phi$ + 500	μA
				PLL mode		$0.1 \times \phi + 2$	$0.2 \times \phi + 3$	mA
		In STOP mode	DD4	CESEL = 0, Note 1		2	50	μA
				CESEL = 0, Note 2		2	200	μA
				CESEL = 1, Note 1		30	200	μA
				CESEL = 1, Note 2		30	500	μA
	µPD70F3025A	Operating	DD1	Direct mode		$2.5  imes \phi + 8$	$2.8  imes \phi$ + 22.5	mA
				PLL mode		$2.6 \times \phi + 10$	$2.9  imes \phi$ + 25.5	mA
		In HALT mode	DD2	Direct mode		$1.3  imes \phi$ + 7.5	$1.4 \times \phi + 15$	mA
				PLL mode		$1.3  imes \phi$ + 12.5	$1.4 \times \phi + 20$	mA
		In IDLE mode	Іррз	Direct mode		$8  imes \phi$ + 300	$10 \times \phi$ + 500	μA
				PLL mode		$0.1 \times \phi + 2$	$0.2 \times \phi + 3$	mA
		In STOP mode	DD4	CESEL = 0, Note 1		2	50	μA
				CESEL = 0, Note 2		2	200	μA
				CESEL = 1, Note 1		60	300	μA
				CESEL = 1, Note 2		60	500	μA

Notes 1.  $-40^{\circ}C \le T_A \le +50^{\circ}C$ 

**2.**  $50^{\circ}C < T_A \le 85^{\circ}C$ 

- **Remarks 1.** TYP. values are reference values for when T<sub>A</sub> = 25°C (except for the conditions in **Note 2**) and V<sub>DD</sub> = 5.0 V. The power supply current does not include AV<sub>REF1</sub> to AV<sub>REF3</sub> or the current that flows through software pull-up resistors.
  - **2.** *φ*: Internal system clock frequency

Parameter	Symbol	(	Conditions	MIN.	TYP.	MAX.	Unit
Data hold voltage	Vdddr	STOP mode		1.5		5.5	V
Data hold current	IDDDR	μPD70F3003A,	CESEL = 0, Note 1		0.4Vdddr	50	μA
		70F3003A(A)	CESEL = 0, <b>Note 2</b>		0.4Vdddr	200	μA
			CESEL = 1, Note 1		6Vdddr	200	μA
			CESEL = 1, Note 2		6Vdddr	500	μA
		μPD70F3025A	CESEL = 0, Note 1		0.4Vdddr	50	μA
			CESEL = 0, Note 2		0.4Vdddr	200	μA
			CESEL = 1, Note 1		12VDDDR	300	μA
			CESEL = 1, Note 2		12Vdddr	500	μA
Supply voltage rise time	<b>t</b> RVD			200			μs
Supply voltage fall time	tevd			200			μs
Supply voltage hold time (vs. STOP mode setting)	thvd			0			ms
STOP mode release signal input time	<b>t</b> drel			0			ns
Data hold input voltage, high	VIHDR	Note 3		0.9Vdddr		Vdddr	V
Data hold input voltage, low	Vildr	Note 3		0		0.1Vdddr	V

#### Data Retention Characteristics (T<sub>A</sub> = -40 to $+85^{\circ}C$ , V<sub>DD</sub> = V<sub>DDDR</sub>)

Notes 1.  $-40^{\circ}C \le T_A \le +50^{\circ}C$ 

- **2.**  $50^{\circ}C < T_{A} \le 85^{\circ}C$
- **3.** P02 to P07, P12 to P17, P23, P24, P26, P27, P32 to P37, P112 to P117, RESET, NMI, MODE, X1, and their alternate-function pins.
- **Remark** TYP. values are reference values for when  $T_A = 25^{\circ}C$  (except for the conditions in **Note 2**) and  $V_{DD} = 5.0 \text{ V}$ .



AC Characteristics (TA = -40 to +85°C, VDD = 5.0 V  $\pm$ 10%, Vss = 0 V)

AC test input test points

(a) P02 to P07, P12 to P17, P23, P24, P26, P27, P32 to P37, P112 to P117, RESET, NMI, MODE, X1, and their alternate-function pins



(b) Other than (a)



#### AC test output test points



Load condition



#### (1) Clock timing

Parameter	S	/mbol	Conditions	MIN.	MAX.	Unit
X1 input cycle	<1>	tcyx	Direct mode	15	Note 1	ns
			PLL mode (PLL lock status)	151 <sup>Note 2</sup>	Note 3	ns
X1 input width, high	<2>	twxн	Direct mode	6		ns
			PLL mode	60		ns
X1 input width, low	<3>	twx∟	Direct mode	6		ns
			PLL mode	60		ns
X1 input rise time	<4>	tхя	Direct mode		7	ns
			PLL mode		10	ns
X1 input fall time	<5>	txF	Direct mode		7	ns
			PLL mode		10	ns
CPU operating frequency	-	φ		Note 4	33	MHz
CLKOUT output cycle	<6>	tсүк		30	Note 5	ns
CLKOUT width, high	<7>	twкн		0.5 T – 5		ns
CLKOUT width, low	<8>	twĸ∟		0.5 T – 5		ns
CLKOUT rise time	<9>	tхя			5	ns
CLKOUT fall time	<10>	txF			5	ns
X1 $\downarrow \rightarrow$ CLKOUT delay time	<11>	tdxк	Direct mode	3	17	ns

Notes 1. When A/D converter used: 100 ns

When A/D converter not used: 250 ns

**2.** When using A/D converter: The value when  $\phi = 5 \times fxx$  and  $\phi = fxx$  are set. Setting  $\phi = 1/2 \times fxx$  is prohibited.

When not using A/D converter: The value when  $\phi = 5 \times fxx$ ,  $\phi = fxx$ , and  $\phi = 1/2 \times fxx$  are set.

**3.** When using A/D converter: 250 ns (when  $\phi = 5 \times fxx$  is set) and 200 ns (when  $\phi = fxx$  is set). Setting  $\phi = 1/2 \times fxx$  is prohibited.

When not using A/D converter: 250 ns (when  $\phi = 5 \times fxx$ ,  $\phi = fxx$ , and  $\phi = 1/2 \times fxx$  are set).

- When A/D converter used: 5 MHz When A/D converter not used: 2 MHz
- When A/D converter used: 200 ns When A/D converter not used: 500 ns

Remark T = tcyk



#### (2) Input wave

# (a) P02 to P07, P12 to P17, P23, P24, P26, P27, P32 to P37, P112 to P117, RESET, NMI, MODE, and their alternate-function pins

Parameter	Sy	vmbol	Conditions	MIN.	MAX.	Unit
Input rise time	<12>	tir2			20	ns
Input fall time	<13>	tiF2			20	ns



#### (b) Other than (a)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Input rise time	<14>	t <sub>IR1</sub>			10	ns
Input fall time	<15>	tiF1			10	ns



#### (3) Output wave (other than CLKOUT)

Parameter	Sy	vmbol	Conditions	MIN.	MAX.	Unit
Output rise time	<16>	tor			10	ns
Output fall time	<17>	tof			10	ns



#### (4) Reset timing

Parameter	S	ymbol	Conditions	MIN.	MAX.	Unit
RESET width, high	<18>	twrsh		500		ns
RESET width, low	<19>	twrsl	On power appli- cation, or on releasing STOP mode	500 + Tost		ns
			Except on power application, or except on releas- ing STOP mode	500		ns

Remark Tost: Oscillation stabilization time



#### (5) Read timing (1/2)

Parameter	Sy	/mbol	Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address	<20>	tdka		3	20	ns
Delay time from CLKOUT↑ to R/W, UBEN, LBEN	<78>	tdka2		-2	+13	ns
Delay time from CLKOUT <sup>↑</sup> to address float	<21>	tfka		3	15	ns
Delay time from CLKOUT $\downarrow$ to ASTB	<22>	<b>t</b> dkst		3	15	ns
Delay time from CLKOUT↓ to DSTB	<23>	<b>t</b> dkd		3	15	ns
Data input setup time (to CLKOUT <sup>↑</sup> )	<24>	tsidk		5		ns
Data input hold time (from CLKOUT <sup>↑</sup> )	<25>	tнкір		5		ns
$\overline{\text{WAIT}}$ setup time (to CLKOUT $\downarrow$ )	<26>	tswтк		5		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT $\downarrow$ )	<27>	tнкwт		5		ns
Address hold time (from CLKOUT <sup>↑</sup> )	<28>	tнка		0		ns
Address setup time (to ASTB $\downarrow$ )	<29>	<b>t</b> sast	$-40^\circ C \leq T_A \leq +70^\circ C$	0.5 T – 10		ns
			$70^\circ C < T_{\text{A}} \leq 85^\circ C$	0.5 T – 12		ns
Address hold time (from ASTB $\downarrow$ )	<30>	<b>t</b> hsta		0.5 T – 10		ns
Delay time from $\overline{\text{DSTB}}{\downarrow}$ to address float	<31>	<b>t</b> fda			0	ns
Data input setup time (to address)	<32>	<b>t</b> said	$-40^\circ C \leq T_A \leq +70^\circ C$		(2 + n) T – 22	ns
			$70^\circ C < T_{\text{A}} \leq 85^\circ C$		(2 + n) T – 25	ns
Data input setup time (to $\overline{DSTB}\downarrow$ )	<33>	tsdid	$-40^\circ C \leq T_A \leq +70^\circ C$		(1 + n) T – 20	ns
			$70^\circ C < T_{\text{A}} \leq 85^\circ C$		(1 + n) T – 24	ns
Delay time from ASTB $\downarrow$ to $\overline{DSTB}\downarrow$	<34>	<b>t</b> DSTD		0.5 T – 10		ns
Data input hold time (from DSTB↑)	<35>	thdid		0		ns
Delay time from $\overline{\text{DSTB}}\uparrow$ to address output	<36>	tdda		(1 + i) T		ns
Delay time from DSTB↑ to ASTB↑	<37>	<b>t</b> ddsth		0.5 T – 10		ns
Delay time from $\overline{\text{DSTB}} \uparrow$ to $\text{ASTB} \downarrow$	<38>	<b>t</b> ddstl		(1.5 + i) T – 10		ns
DSTB low-level width	<39>	twdl	$-40^\circ C \leq T_A \leq +70^\circ C$	(1 + n) T – 10		ns
			$70^\circ C < T_{\text{A}} \leq 85^\circ C$	(1 + n) T – 13		ns
ASTB high-level width	<40>	twsтн		T – 10		ns
$\overline{\text{WAIT}}$ setup time (to address)	<41>	tsawt1	$n \geq 1,  -40^\circ C \leq T_A \leq +70^\circ C$		1.5 T – 20	ns
			$n \geq 1,~70^\circ C < T_A \leq 85^\circ C$		1.5 T – 24	ns
	<42>	tsawt2	$n \geq 1,  -40^\circ C \leq T_A \leq +70^\circ C$		(1.5 + n) T – 20	ns
			$n \geq 1,  70^\circ C < T_A \leq 85^\circ C$		(1.5 + n) T – 24	ns
WAIT hold time (from address)	<43>	thawt1	n ≥ 1	(0.5 + n) T		ns
	<44>	thawt2	n ≥ 1	(1.5 + n) T		ns
$\overline{WAIT}$ setup time (to ASTB $\downarrow$ )	<45>	tsstwt1	$n \geq 1,  -40^\circ C \leq T_A \leq +70^\circ C$		T – 18	ns
			$n \geq 1, 70^\circ C < T_{\text{A}} \leq 85^\circ C$		T – 20	ns
	<46>	tsstwt2	n ≥ 1		(1 + n) T – 15	ns
$\overline{\text{WAIT}}$ hold time (from ASTB $\downarrow$ )	<47>	tHSTWT1	n ≥ 1	nT		ns
	<48>	tHSTWT2	n ≥ 1	(1 + n) T		ns

#### Remarks 1. T = tcyk

- **2.** n indicates the number of wait clocks inserted in the bus cycle. The sampling timing differs when the programmable wait state is inserted.
- **3.** i indicates the number of idle states (0 or 1) t be inserted in the read cycle.
- 4. Be sure to observe at least one of data input hold times thkiD (<25>) and thDiD (<35>).

#### (5) Read Timing (2/2): 1 wait



#### (6) Write timing (1/2)

Parameter	Sy	/mbol	Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address	<20>	tdka		3	20	ns
Delay time from CLKOUT↑ to R/W, UBEN, LBEN	<78>	tdka2		-2	+13	ns
Delay time from CLKOUT $\downarrow$ to ASTB	<22>	<b>t</b> dkst		3	15	ns
Delay time from CLKOUT↑ to DSTB	<23>	tokd		3	15	ns
$\overline{\text{WAIT}}$ setup time (to CLKOUT $\downarrow$ )	<26>	tswтк		5		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT $\downarrow$ )	<27>	tнкwт		5		ns
Address hold time (from CLKOUT <sup>↑</sup> )	<28>	tнка		0		ns
Address setup time (to ASTB $\downarrow$ )	<29>	<b>t</b> sast	$-40^\circ C \leq T_A \leq +70^\circ C$	0.5 T – 10		ns
			$70^\circ C < T_A \leq 85^\circ C$	0.5 T – 12		ns
Address hold time (from ASTB $\downarrow$ )	<30>	<b>t</b> HSTA		0.5 T – 10		ns
Delay time from ASTB $\downarrow$ to $\overline{\text{DSTB}}\downarrow$	<34>	<b>t</b> DSTD		0.5 T – 10		ns
Delay time from DSTB $\uparrow$ to $\overline{ASTB}\uparrow$	<37>	tddsth		0.5 T – 10		ns
DSTB low-level width	<39>	twdl	$-40^\circ C \leq T_A \leq +70^\circ C$	(1 + n) T – 10		ns
			$70^\circ C < T_A \leq 85^\circ C$	(1 + n) T – 13		ns
ASTB high-level width	<40>	twsтн		T – 10		ns
WAIT setup time (to address)	<41>	tsawt1	$n \geq 1,  -40^\circ C \leq T_A \leq +70^\circ C$		1.5 T – 20	ns
			$n \geq 1, 70^\circ C < T_A \leq 85^\circ C$		1.5 T – 24	ns
	<42>	tsawt2	$n \geq 1,  -40^\circ C \leq T_A \leq +70^\circ C$		(1.5 + n) T – 20	ns
			$n \geq 1, 70^\circ C < T_A \leq 85^\circ C$		(1.5 + n) T – 24	ns
WAIT hold time (from address)	<43>	thawt1	$n \ge 1$	(0.5 + n) T		ns
	<44>	thawt2	n ≥ 1	(1.5 + n) T		ns
$\overline{WAIT}$ setup time (to ASTB $\downarrow$ )	<45>	tsstwt1	$n \geq 1,  -40^\circ C \leq T_A \leq +70^\circ C$		T – 18	ns
			$n \geq 1, 70^\circ C < T_A \leq 85^\circ C$		T – 20	ns
	<46>	tsstwt2	n ≥ 1		(1 + n) T – 15	ns
$\overline{\text{WAIT}}$ hold time (from ASTB $\downarrow$ )	<47>	tHSTWT1	n ≥ 1	nT		ns
	<48>	<b>t</b> нsтwт2	$n \ge 1$	(1 + n) T		ns
Address hold time (from CLKOUT^)	<49>	tdkod	$-40^\circ C \leq T_A \leq +70^\circ C$		20	ns
			$70^\circ C < T_A \leq 85^\circ C$		23	ns
Delay time from $\overline{\text{DSTB}} \downarrow$ to data output	<50>	tddod			10	ns
Data output hold time (from CLKOUT $\uparrow$ )	<51>	tнкор		0		ns
Data output setup time (to $\overline{\text{DSTB}}\uparrow)$	<52>	tsodd		(1 + n) T – 15		ns
Data output hold time (from $\overline{\text{DSTB}}\uparrow$ )	<53>	thdod		T – 10		ns

Remarks 1. T = tcyk

**2.** n indicates the number of wait clocks inserted in the bus cycle. The sampling timing differs when the programmable wait state is inserted.

#### (6) Write timing (2/2): 1 wait



#### (7) Bus hold timing (1/2)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
$\overline{HLDRQ}$ setup time (to CLKOUT $\downarrow$ )	<54>	tsнок		5		ns
$\overline{HLDRQ}$ hold time (from CLKOUT $\downarrow$ )	<55>	tнкна		5		ns
Delay time from HLDAK to CLKOUT	<56>	<b>t</b> dkha			20	ns
HLDRQ high-level width	<57>	twнqн		T + 10		ns
HLDAK low-level width	<58>	<b>t</b> WHAL	$-40^\circ C \leq T_A \leq +70^\circ C$	T – 10		ns
			$70^\circ C < T_{\text{A}} \leq 85^\circ C$	T – 12		ns
Delay time from CLKOUT↑ to bus float	<59>	<b>t</b> dkf			20	ns
Delay time from HLDAK <sup>↑</sup> to bus output	<60>	<b>t</b> DHAC		-3		ns
Delay time from $\overline{\text{HLDRQ}}\downarrow$ to $\overline{\text{HLDAK}}\downarrow$	<61>	tdhqha1			(2 n + 7.5) T + 20	ns
Delay time from HLDRQ↑ to HLDAK↑	<62>	tdhqha2		0.5 T	1.5 T + 20	ns

Remarks 1. T = tcyk

2. n indicates the number of wait clocks inserted in the bus cycle. The sampling timing differs when the programmable wait state is inserted.

#### (7) Bus hold timing (2/2)



#### (8) Interrupt timing

Parameter	Sy	/mbol	Conditions	MIN.	MAX.	Unit
NMI width, high	<63>	twniн		500		ns
NMI width, low	<64>	twnil		500		ns
INTPn width, high	<65>	twiтн	n = 110 to 113, 120 to 123, 130 to 133, 140 to 143	3 T + 10		ns
INTPn width, low	<66>	twi⊤∟	n = 110 to 113, 120 to 123, 130 to 133, 140 to 143	3 T + 10		ns

**Remark** T = tcyk



#### (9) CSI timing (1/2)

#### (a) Master mode

#### (i) CSI0 to CSI2 timing

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
SCKn cycle	<67>	tcysk1	Output	120		ns
SCKn high-level width	<68>	twsкн1	Output	0.5 tсүзкı — 20		ns
SCKn low-level width	<69>	twsĸL1	Output	0.5 tсүзкı – 20		ns
SIn setup time (to SCKn↑)	<70>	tssisk1		30		ns
SIn hold time (from SCKn↑)	<71>	thsksi1		0		ns
SOn output delay time (from $\overline{\text{SCKn}}\downarrow$ )	<72>	tDSKSO1			18	ns
SOn output hold time (from $\overline{\text{SCKn}}$ )	<73>	thskso1		0.5 tсүзкі – 5		ns

Remark n = 0 to 2

#### (ii) CSI3 timing

Parameter	Sy	/mbol	Conditions		MIN.	MAX.	Unit
SCK3 cycle	<67>	tсүѕкз	Output	R∟ = 1.5	500		ns
SCK3 high-level width	<68>	twsкнз	Output	kΩ C∟ = 50	0.5 tсүзкз – 70		ns
SCK3 low-level width	<69>	twskl3	Output pF		0.5 tсүsкз – 70		ns
SI3 setup time (to $\overline{\text{SCK3}}$ )	<70>	tรรเรหง			100		ns
SI3 hold time (from $\overline{SCK3}$ )	<71>	tหรหรเว			50		ns
SO3 output delay time (from $\overline{\text{SCK3}}\downarrow$ )	<72>	tdskso3	RL = 1.5 KΩ			150	ns
			C∟ = 50 pF				
SO3 output hold time (from $\overline{\text{SCK3}}$ )	<73>	tнsкsoз			0.5 tсүзкз – 5		ns

**Remark** RL and CL are the load resistance and load capacitance respectively of the SCK3 and SO3 output lines.

#### (b) Slave mode

#### (i) CSI0 to CSI2 timing

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
SCKn cycle	<67>	tcysk2	Input	120		ns
SCKn high-level width	<68>	twsĸH2	Input	30		ns
SCKn low-level width	<69>	twskl2	Input	30		ns
SIn setup time (to SCKn↑)	<70>	tssisk2		10		ns
SIn hold time (from SCKn↑)	<71>	tHSKSI2		10		ns
SOn output delay time (from $\overline{\text{SCKn}}\downarrow$ )	<72>	tdskso2			30	ns
SOn output hold time (from SCKn↑)	<73>	tHSKSO2		twskh2		ns

**Remark** n = 0 to 2

#### (9) CSI timing (2/2)

#### (ii) CSI3 timing

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
SCK3 cycle	<67>	tcysk4	Input	500		ns
SCK3 high-level width	<68>	twsĸн4	Input	180		ns
SCK3 low-level width	<69>	twsĸL4	Input	180		ns
SI3 setup time (to SCK3↑)	<70>	tssisk4		100		ns
SI3 hold time (from SCK3↑)	<71>	tHSKSI4		50		ns
SO3 output delay time (from $\overline{\text{SCK3}}\downarrow$ )	<72>	tdskso4	R∟ = 1.5 kΩ		150	ns
SO3 output hold time (from SCK3↑)	<73>	thskso4	C∟ = 50 pF	twsкн4		ns

**Remark** RL and CL are the load resistance and load capacitance respectively of the SCK3 and SO3 output lines.



# (10) RPU timing

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
TI1n high-level width	<74>	twтıн		3 T + 10		ns
TI1n low-level width	<75>	tw⊤i∟		3 T + 10		ns
TCLR1n high-level width	<76>	twтсн		3 T + 10		ns
TCLR1n low-level width	<77>	twrcL		3 T + 10		ns

Remark T = toyk



Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	_		10	10	10	bit
Overall error <sup>Note 1</sup>	_	$4.5~V \leq AV_{\text{REF1}} \leq AV_{\text{DD}}$			±0.4	%FSR
	_	$3.5~V \leq AV_{\text{REF1}} \leq AV_{\text{DD}}$			±0.7	%FSR
Quantization error	_				±1/2	LSB
Conversion time	tсолу	$4.5~V \leq AV_{\text{REF1}} \leq AV_{\text{DD}}$	60			tсүк
		$3.5~V \leq AV_{\text{REF1}} \leq AV_{\text{DD}}$	60			tсүк
Sampling time	tsamp	$4.5~V \leq AV_{\text{REF1}} \leq AV_{\text{DD}}$	10			tсүк
		$3.5 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{AV}_{\text{DD}}$	10			tсүк
Zero-scale error <sup>Note 1</sup>	_	$4.5~V \leq AV_{\text{REF1}} \leq AV_{\text{DD}}$		±1.5	±3.5	LSB
	_	$3.5~V \leq AV_{\text{REF1}} \leq AV_{\text{DD}}$		±1.5	±4.5	LSB
Full-scale errorNote 1	_	$4.5~V \leq AV_{\text{REF1}} \leq AV_{\text{DD}}$		±1.5	±2.5	LSB
	_	$3.5~V \leq AV_{\text{REF1}} \leq AV_{\text{DD}}$		±1.5	±4.5	LSB
Non-linearity errorNote 1	_	$4.5~V \leq AV_{\text{REF1}} \leq AV_{\text{DD}}$		±1.5	±2.5	LSB
	_	$3.5~V \leq AV_{\text{REF1}} \leq AV_{\text{DD}}$		±1.5	±4.5	LSB
Analog input voltage <sup>Note 2</sup>	VIAN		-0.3		AV <sub>DD</sub> + 0.3	V
Reference voltage	AV <sub>REF1</sub>		3.5		AVDD	V
AVREF1 current	AIREF1			1.2	3.0	mA
AVDD supply current	Aldd			2.3	6.0	mA

#### A/D Converter Characteristics (TA = -40 to +85°C, VDD = AVDD = 5 V $\pm$ 10%, Vss = AVss = 0 V)

Notes 1. Except quantization error.

2. The conversion result is 000H when  $V_{IAN} = 0$ . Converted with 10-bit resolution when  $0 < V_{IAN} < AV_{REF1}$ . The conversion result is 3FFH when  $AV_{REF1} \le V_{IAN} \le AV_{DD}$ .

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Overall error	_	Load conditions: 2 M $\Omega$ , 30 pF AV <sub>REF2</sub> = V <sub>DD</sub> AV <sub>REF3</sub> = 0			0.8	%
	_	Load conditions: 2 MΩ, 30 pF AV <sub>REF2</sub> = 0.75 V <sub>DD</sub> AV <sub>REF3</sub> = 0.25 V <sub>DD</sub>			1.0	%
	_	Load conditions: 4 M $\Omega$ , 30 pF AV <sub>REF2</sub> = V <sub>DD</sub> AV <sub>REF3</sub> = 0			0.6	%
	_	Load conditions: 4 M $\Omega$ , 30 pF AV <sub>REF2</sub> = 0.75 V <sub>DD</sub> AV <sub>REF3</sub> = 0.25 V <sub>DD</sub>			0.8	%
Settling time	_	Load conditions: 2 M $\Omega$ , 30 pF			10	μs
Output resistance	RO			8		kΩ
AVREF2 input voltage	AV <sub>REF2</sub>		0.75Vdd		Vdd	V
AVREF3 input voltage	AV <sub>REF3</sub>		0		0.25VDD	V
Resistance between AVREF2 and AVREF3	RAIREF	DACS0, DACS1 = 55H	2	4		kΩ

### D/A Converter Characteristics (TA = -40 to +85°C, VDD = AVDD = 5 V $\pm$ 10%, Vss = AVss = 0 V)
# 3.2 Flash Memory Programming Mode

Basic Characteristics (T<sub>A</sub> = 10 to  $40^{\circ}$ C (when rewriting), T<sub>A</sub> = -40 to +85°C (when not rewriting), V<sub>DD</sub> = AV<sub>DD</sub> = 5 V ±10%, V<sub>SS</sub> = AV<sub>SS</sub> = 0 V))

### (1) µPD70F3003A (all ranks), 70F3025A (except K, E, P, X rank)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Operating frequency	φ		10		33	MHz
VPP supply voltage	V <sub>PP1</sub>	During flash memory programming	9.7	10.3	10.6	V
	VPPL	VPP low-level detection	-0.5		0.2VDD	V
	VPPM	VPP, VDD level detection	0.8Vdd		1.2VDD	V
	VPPH	VPP high-voltage level detection	9.7	10.3	10.6	V
VDD supply current	IDO	VPP = VPP1			$3.0 \times \phi + 25$	mA
VPP supply current	Ірр	V <sub>PP</sub> = 10.3 V			200	mA
Step erase time	ter	Note 1		0.2		S
Overall erase time per area	tera	When the step erase time = 0.2 s, Note 2			40	s/area
Write-back time	twв	Note 3		5		ms
Number of write-backs per write-back command	Сwв	When the write-back time = 5 ms, <b>Note 4</b>			50	Count/write- back command
Number of erase/write-backs	Cerwb				16	Count
Step writing time	twт	Note 5		50		μs
Overall writing time per word	twтw	When the step writing time = 50 $\mu$ s (1 word = 4 bytes), <b>Note 6</b>	50		500	μs/word
Number of rewrites per area	Cerwr	1 erase + 1 write after erase = 1 rewrite, <b>Note 7</b>		20		Count/area

Notes 1. The recommended setting value of the step erase time is 0.2 s.

- 2. The prewrite time prior to erasure and the erase verify time (write-back time) are not included.
- 3. The recommended setting value of the step erase time is 5 ms.
- **4.** Write-back is executed once by the issuance of the write-back command. Therefore, the retry count must be the maximum value minus the number of commands issued.
- 5. The recommended setting value of the step writing time is 50  $\mu$ s.
- 6. 100  $\mu$ s is added to the actual writing time per word. The internal verify time during and after the writing is not included.
- 7. When writing initially to shipped products, it is counted as one rewrite for both "erase to write" and "write only".

Example (P: Write, E: Erase)

Shipped product  $\longrightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$ : 3 rewrites Shipped product  $\rightarrow E \rightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$ : 3 rewrites

- Cautions 1. VPP pull-down resistance value (RVPP) is recommended to be in the range 5 k $\Omega$  to 15 k $\Omega.$ 
  - 2. Set the transfer rate between programmer and device as follows.

CSI0: 0.2 to 1 MHz UART0: 4,800 to 76,800 bps

- **Remarks 1.** When the PG-FP3 is used, a time parameter required for writing/erasing by downloading parameter files is automatically set. Do not change the settings unless otherwise specified.
  - **2.** Area 0 = 00000H to 1FFFFH, area 1 = 20000H to 3FFFFH (area 1 is provided in the μPD70F3025A only)
  - 3. The rank is indicated by the 5th character from the left in the lot number.
  - 4. The I rank applies to engineering samples (ES) only. The operation of an ES is not guaranteed.
  - 5. *\phi*: Internal system clock frequency

## (2) $\mu$ PD70F3025A (X rank)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Operating frequency	φ	Note 1	10		33	MHz
VPP supply voltage	V <sub>PP1</sub>	During flash memory programming	9.7	10.3	10.6	V
	Vppl	VPP low-level detection	-0.5		0.2VDD	V
	VPPM	VPP, VDD level detection	0.8Vdd		1.2VDD	V
	Vpph	VPP high-voltage level detection	9.7	10.3	10.6	V
VDD supply current	loo	Vpp= Vpp1			$3.0 \times \phi + 25$	mA
VPP supply current	Ірр	Vpp= 10.3 V			200	mA
Step erase time	ter	Note 1		2		S
Overall erase time per area	tera	When the step erase time = 2 s, Note 2			40	s/area
Step writing time	twт	Note 3		200		μs
Overall writing time per word	twтw	When the step writing time = 200 $\mu$ s (1 word = 4 bytes), <b>Note 4</b>	200		2000	µs/word
Number of rewrites per area	Cerwr	1 erase + 1 write after erase = 1 rewrite, <b>Note 5</b>		20		Count/area

Notes 1. The recommended setting value of the step erase time is 2 s.

- 2. The prewrite time prior to erasure and the erase verify time (write-back time) are not included.
- 3. The recommended setting value of the step writing time is 200  $\mu$ s.
- 4. 100  $\mu$ s is added to the actual writing time per word. The internal verify time during and after the writing is not included.
- 5. When writing initially to shipped products, it is counted as one rewrite for both "erase to write" and "write only".

Example (P: Write, E: Erase)

Shipped product  $\longrightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$ : 3 rewrites Shipped product  $\rightarrow E \rightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$ : 3 rewrites

- Cautions 1. VPP pull-down resistance value (RVPP) is recommended to be in the range 5 k $\Omega$  to 15 k $\Omega$ .
  - Set the transfer rate between programmer and device as follows. CSI0: 0.2 to 1 MHz UART0: 4,800 to 76,800 bps
- **Remarks 1.** When the PG-FP3 is used, a time parameter required for writing/erasing by downloading parameter files is automatically set. Do not change the settings unless otherwise specified.
  - 2. Area 0 = 00000H to 1FFFFH, area 1 = 20000H to 3FFFFH
  - 3. The rank is indicated by the 5th character from the left in the lot number.
  - 4. The K, E, P, and X rank products do not support handshake mode. The I rank applies to engineering samples (ES) only. The operation of an ES is not guaranteed.
  - 5. *\phi*: Internal system clock frequency

★ 4. PACKAGE DRAWING

# 100-PIN PLASTIC LQFP (FINE PITCH) (14x14)



#### NOTE

Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS		
А	16.00±0.20		
В	14.00±0.20		
С	14.00±0.20		
D	16.00±0.20		
F	1.00		
G	1.00		
Н	$0.22\substack{+0.05\\-0.04}$		
I	0.08		
J	0.50 (T.P.)		
К	1.00±0.20		
L	0.50±0.20		
М	$0.17\substack{+0.03 \\ -0.07}$		
N	0.08		
Р	1.40±0.05		
Q	0.10±0.05		
R	3° <sup>+7°</sup> -3°		
S	1.60 MAX.		
S100GC-50-8EU, 8EA-2			

# 5. RECOMMENDED SOLDERING CONDITIONS

The  $\mu$ PD70F3003A, 70F3025A, and 70F3003A(A) should be soldered and mounted under the following recommended conditions.

For details of the recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact an NEC sales representative.

## Table 5-1. Soldering Mounting Type Soldering Conditions

# (1) $\mu$ PD70F3003AGC-33-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14) $\mu$ PD70F3025AGC-33-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Three times or less, Exposure limit: 3 days <sup>Note</sup> (after that, prebake at 125°C for 10 to 72 hours)	IR35-103-3
VPS	Package peak temperature: 215°C, Time: 25 to 40 seconds (at 200°C or higher), Count: Three times or less, Exposure limit: 3 days <sup>Note</sup> (after that, prebake at 125°C for 10 to 72 hours)	VP15-103-3
Partial heating	Pin temperature: 300°C max., Time 3 seconds max. (per pin row)	_

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

#### Caution Do not use different soldering methods together (except for partial heating).

## **★** (2) $\mu$ PD70F3003AGC(A)-33-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Two times or less, Exposure limit: 3 days <sup>Note</sup> (after that, prebake at 125°C for 10 to 72 hours)	IR35-103-2
VPS	Package peak temperature: 215°C, Time: 25 to 40 seconds (at 200°C or higher), Count: Two times or less, Exposure limit: 3 days <sup>Note</sup> (after that, prebake at 125°C for 10 to 72 hours)	VP15-103-2
Partial heating	Pin temperature: 300°C max., Time 3 seconds max. (per pin row)	_

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

#### Caution Do not use different soldering methods together (except for partial heating).

# ★ APPENDIX NOTES ON TARGET SYSTEM DESIGN

The following shows a diagram of the connection conditions between the in-circuit emulator option board and conversion connector. Design your system making allowances for conditions such as the form of parts mounted on the target system as shown below.



[MEMO]

[MEMO]

[MEMO]

# - NOTES FOR CMOS DEVICES -

## **1** PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

#### Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

#### ② HANDLING OF UNUSED INPUT PINS FOR CMOS

#### Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

# **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

#### Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

**Related document:** µPD703003A, 703004A, 703025A, 703003A(A), 703025A(A) Data Sheet (U13188E)

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

#### V850 Series and V853 are trademarks of NEC Corporation.

# **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- Ordering information
- Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

# NEC Electronics Inc. (U.S.)

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

## **NEC Electronics (Europe) GmbH**

Duesseldorf, Germany Tel: 0211-65 03 01 Fax: 0211-65 03 327

• Branch The Netherlands Eindhoven, The Netherlands Tel: 040-244 58 45 Fax: 040-244 45 80

• Branch Sweden Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388 NEC Electronics (France) S.A. Vélizy-Villacoublay, France Tel: 01-3067-58-00 Fax: 01-3067-58-99

#### NEC Electronics (France) S.A. Representación en España Madrid, Spain Tel: 091-504-27-87

Fax: 091-504-28-60 NEC Electronics Italiana S.R.L. Milano, Italy Tel: 02-66 75 41

Fax: 02-66 75 42 99

# NEC Electronics (UK) Ltd.

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290 NEC Electronics Hong Kong Ltd. Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd. Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd. Novena Square, Singapore Tel: 253-8311 Fax: 250-3583

NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951

**NEC do Brasil S.A.** Electron Devices Division

Guarulhos-SP, Brasil Tel: 11-6462-6810 Fax: 11-6462-6829

J01.12

• The information in this document is current as of November, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.

- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
   "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products
   developed based on a customer-designated "quality assurance program" for a specific application. The
   recommended applications of a semiconductor product depend on its quality grade, as indicated below.
   Customers must check the quality grade of each semiconductor product before using it in a particular
   application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).