mos integrated circuit μ PD753036, 753036(A)

4-BIT SINGLE-CHIP MICROCONTROLLER

DESCRIPTION

The μ PD753036 is one of the 75XL series 4-bit single-chip microcontroller chips and has a data processing capability comparable to that of an 8-bit microcontroller.

It has an on-chip LCD controller/driver with a larger ROM capacity and extended CPU functions compared with the conventional μ PD75336, and can provide high-speed operation at a low supply voltage of 1.8 V. It can be supplied in a small plastic TQFP package (12 × 12 mm) and is suitable for small sets using LCD panels.

A stricter quality assurance program applies the μ PD753036(A) compared to the μ PD753036 (standard model). (In terms of NEC's quality grading, this is a "special" grade product.)

For details of functions refer to the following User's Manual. μ PD753036 User's Manual: U10201E

FEATURES

- Low voltage operation VDD = 1.8 to 5.5 V
 - Can be driven by two 1.5 V batteries
- On-chip memory
 - Program memory (ROM): 16384×8 bits
 - Data memory (RAM): 768 $\times\,4$ bits
- Capable of high-speed operation and variable instruction execution time for power saving
 - 0.95, 1.91, 3.81, 15.3 μs (@ 4.19 MHz)
 - 0.67, 1.33, 2.67, 10.7 μs (@ 6.0 MHz)
 - 122 μs (@ 32.768 kHz)

- Internal programmable LCD controller/driver
- Internal A/D converter which can be operated at a low voltage
 - 8-bit resolution × 8 channels (successive approximation type)
- Small plastic TQFP (12 × 12 mm)
 - Suitable for small sets such as cameras
- One-time PROM: μPD75P3036

APPLICATION

Radio transmitter/receiver, compact disc player, rice cooker, home bakery, etc.

ORDERING INFORMATION

Part number	Package	Quality grade
μPD753036GC-×××-3B9	80-pin plastic QFP (14 $ imes$ 14 mm, 0.65 mm pitch)	Standard
μ PD753036GK-×××-BE9	80-pin plastic TQFP (fine pitch) (12 \times 12 mm, 0.5 mm pitch)	Standard
μPD753036GC(A)-×××-3B9	80-pin plastic QFP (14 $ imes$ 14 mm, 0.65 mm pitch)	Special

 \star

 $\label{eq:Remark} \textbf{Remark} \hspace{0.2cm} \times \!\! \times \!\! \times \hspace{0.2cm} \text{indicates ROM code suffix.}$

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

Unless otherwise specified, the μ PD753036 is treated as the representative model throughout this document.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

Functional Outline

Parameter				Function				
Minimum instruction execution time			• 0	 0.95, 1.91, 3.81, 15.3 μs (main system clock: @4.19 MHz operation) 0.67, 1.33, 2.67, 10.7 μs (main system clock: @6.0 MHz operation) 122 μs (subsystem clock: @32.768 kHz operation) 				
On-chip	memory	ROM	163	84 × 8 bits				
		RAM	768	× 4 bits				
General	purpose register			-bit operation: 8 × 4 banks				
	1		• 8	-bit operation: 4 × 4 banks				
Input/	CMOS input		8	On-chip pull-up resistors can be specified by using software: 27				
output port	CMOS input/or	utput	20					
port	Bit port output		8	Also used for segment pins				
	N-ch open-dra input/output pi		8	On-chip pull-up resistors can be specified by using mask option 13 V withstand voltage				
	Total		44					
LCD controller/driver				 Segment selection: 12/16/20 segments (can be changed to bit port output in unit of 4; max. 8) Display mode selection: Static 1/2 duty (1/2 bias) 1/3 duty (1/2 bias) 1/3 duty (1/3 bias) 1/4 duty (1/3 bias) 				
			On-chip split resistor for LCD drive can be specified by using mask option					
Timer			 5 channels 8-bit timer/event counter: 3 channels (16-bit timer/event counter, career generator, timer with gate) Basic interval/watchdog timer: 1 channel Watch timer: 1 channel 					
Serial int	erface		• 2	-wire serial I/O mode MSB or LSB can be selected for transferring first bit -wire serial I/O mode BI mode				
A/D conv	verter		8-bi	t resolution \times 8 channels (1.8 V \leq AV _{REF} \leq V _{DD})				
Bit seque	ential buffer (BSE	3)	16 bits					
Clock ou	tput (PCL)			p, 524, 262, 65.5 kHz (main system clock: @4.19 MHz operation) p, 750, 375, 93.8 kHz (main system clock: @6.0 MHz operation)				
				 2, 4, 32 kHz (main system clock: @4.19 MHz operation or subsystem clock: @32.768 kHz operation) 2.93, 5.86, 46.9 kHz (main system clock: @6.0 MHz operation) 				
Vectored interrupts			External: 3, Internal: 5					
Test inpu	Test input External: 1, Internal: 1			ernal: 1, Internal: 1				
System o	clock oscillator	 Ceramic or crystal oscillator for main system clock oscillation Crystal oscillator for subsystem clock oscillation 						
Standby function STOP/HALT mode			DP/HALT mode					
Power su	pply voltage		Vdd	= 1.8 to 5.5 V				
Package • 80-pin plastic QFP (14 × 14 mm, 0.65 mm pitch) • 80-pin plastic TQFP (fine pitch) (12 × 12 mm, 0.5 mm pitch)								

CONTENTS

1.	PIN CONFIGURATION (TOP VIEW)5
2.	BLOCK DIAGRAM
3.	PIN FUNCTION83.1 Port Pins83.2 Non-Port Pins103.3 Pin Input/Output Circuits123.4 Recommended Connections for Unused Pins15
4.	SWITCHING FUNCTION BETWEEN Mk I MODE AND Mk II MODE 16 4.1 Difference between Mk I and Mk II 16 4.2 Setting Method of Stack Bank Select Register (SBS) 17
5.	MEMORY CONFIGURATION
6.	PERIPHERAL HARDWARE FUNCTIONS216.1 Digital I/O Port216.2 Clock Generator226.3 Subsystem Clock Oscillator Control Functions236.4 Clock Output Circuit246.5 Basic Interval Timer/Watchdog Timer256.6 Watch Timer266.7 Timer/Event Counter276.8 Serial Interface316.9 LCD Controller/Driver336.10 A/D Converter356.11 Bit Sequential Buffer36
7.	INTERRUPT FUNCTION AND TEST FUNCTION
8.	STANDBY FUNCTION
9.	RESET FUNCTION40
10	. MASK OPTION43
11.	. INSTRUCTION SETS
12	ELECTRICAL CHARACTERISTICS
13	. CHARACTERISTIC CURVE (reference)69
14	PACKAGE DRAWINGS

15. RECOMMENDED SOLDERING CONDITIONS	.75
APPENDIX A. μ PD75336, 753036, 75P3036 FUNCTION LIST	.76
APPENDIX B. DEVELOPMENT TOOLS	.78
APPENDIX C. RELATED DOCUMENTS	.82

1. PIN CONFIGURATION (TOP VIEW)

- 80-pin plastic QFP (14 × 14 mm, 0.65 mm pitch) μPD753036GC-×××-3B9, 753036GC(A)-×××-3B9
- 80-pin plastic TQFP (fine pitch) (12 × 12 mm, 0.5 mm pitch) μPD753036GK-×××-BE9



Note Connect the IC (Internally Connected) pin directly to VDD.

P00-P03	: Port 0	VLC0-VLC2	: LCD Power Supply 0-2
P10-P13	: Port 1	BIAS	: LCD Power Supply Bias Control
P20-P23	: Port 2	LCDCL	: LCD Clock
P30-P33	: Port 3	SYNC	: LCD Synchronization
P40-P43	: Port 4	TI0-TI2	: Timer Input 0-2
P50-P53	: Port 5	PTO0-PTO2	: Programmable Timer Output 0-2
P60-P63	: Port 6	BUZ	: Buzzer Clock
P70-P73	: Port 7	PCL	: Programmable Clock
P80-P83	: Port 8	AVREF	: Analog Reference
BP0-BP7	: Bit Port 0-7	AVss	: Analog Ground
KR0-KR7	: Key Return 0-7	AN0-AN7	: Analog Input 0-7
SCK	: Serial Clock	INT0, INT1, INT4	: External Vectored Interrupt 0, 1, 4
SI	: Serial Input	INT2	: External Test Input 2
SO	: Serial Output	X1, X2	: Main System Clock Oscillation 1, 2
SB0, SB1	: Serial Data Bus 0, 1	XT1, XT2	: Subsystem Clock Oscillation 1, 2
RESET	: Reset	Vdd	: Positive Power Supply
S12-S31	: Segment Output 12-31	Vss	: Ground
COM0-COM3	: Common Output 0-3	IC	: Internally Connected

2. BLOCK DIAGRAM



3. PIN FUNCTION

3.1 Port Pins (1/2)

Pin Name	Input/Output	Alternate Function	Function	8-bit Access	State after Reset	I/O Circuit Type ^{Note 1}
P00	Input	INT4	4-bit input port (PORT0).	No	Input	B
P01		SCK	For P01 to P03, connections of on-chip pull-up resistors can be specified by			F-A
P02		SO/SB0	software in 3-bit units.			(F)-В
P03		SI/SB1				M-C
P10	Input	INT0	4-bit input port (PORT1)	No	Input	B-C
P11		INT1	Connections of on-chip pull-up resistors can be specified by software in 4-bit units.			
P12		INT2	P10/INT0 can select noise eliminating			
P13		TI0	circuit.			
P20	Input/Output	PTO0	4-bit input/output port (PORT2)	No	Input	E-B
P21		PTO1	Connections of on-chip pull-up resistors can be specified by software in 4-bit units.			
P22		PCL/PTO2				
P23		BUZ				
P30	Input/Output	LCDCL	Programmable 4-bit input/output port	No	Input	E-B
P31		SYNC	(PORT3). This port can be specified input/output in bit			
P32		-	units. Connections of on-chip pull-up resistor			
P33		-	can be specified by software in 4-bit units.			
P40-P43 Note 2	Input/Output	_	N-ch open-drain 4-bit input/output port (PORT4). A pull-up resistor can be contained bit-wise (mask option). In the open-drain mode, withstands up to 13 V.	Yes	High level (when pull- up resistors are contained) or high impedance	M-D
P50-P53 Note 2	Input/Output	_	N-ch open-drain 4-bit input/output port (PORT5). A pull-up resistor can be contained bit-wise (mask option). In the open-drain mode, withstands up to 13 V.		High level (when pull- up resistors are provided) or high impedance	M-D

Notes 1. Circled characters indicate the Schmitt-trigger input.

2. If on-chip pull-up resistors are not specified by mask option (when used as N-ch open-drain input port), low level input leakage current increases when input or bit manipulation instruction is executed.

3.1 Port Pins (2/2)

Pin Name	Input/Output	Alternate Function	Function	8-bit Access	State after Reset	I/O Circuit Type ^{Note 1}
P60	Input/Output	KR0	Programmable 4-bit input/output port	Yes	Input	F-A
P61		KR1	(PORT6). This port can be specified for input/output			
P62		KR2	bit-wise. Connections of on-chip pull-up resistors			
P63		KR3	can be specified by software in 4-bit units.			
P70	Input/Output	KR4	4-bit input/output port (PORT7).		Input	F-A
P71		KR5	Connections of on-chip pull-up resistors			
P72		KR6	can be specified by software in 4-bit units.			
P73		KR7				
P80	Input/Output	TI1	4-bit input/output port (PORT8).	No	Input	Е́-Е
P81		TI2	Connections of on-chip pull-up resistors can be specified by software in 4-bit units.			
P82		AN6				Y-B
P83		AN7				
BP0	Output	S24	1-bit output port (BIT PORT)	No	Note 2	H-A
BP1		S25	Also used for segment output pins.			
BP2		S26				
BP3		S27				
BP4	Output	S28				
BP5		S29				
BP6]	S30				
BP7		S31				

Notes 1. Circled characters indicate the Schmitt-trigger input.

- BP0 through BP7 select V_{LC1} as an input source.
 However, the output levels change depending on the external circuit of BP0 through BP7 and V_{LC1}.
 - **Example** Because BP0 through BP7 are mutually connected inside the μ PD753036, the output levels of BP0 through BP7 are determined by R₁, R₂, and R₃.



3.2 Non-Port Pins (1/2)

Pin Name	Input/Output	Alternate Function	Funct	ion	State after Reset	I/O Circuit Type ^{Note 1}
T10	Input	P13	Inputs external event pulse	Input	B-C	
TI1		P80	counter.			E-E
TI2		P81				
PTO0	Output	P20	Timer/event counter output	t	Input	E-B
PTO1		P21	-			
PTO2		P22				
PCL			Clock output			
BUZ		P23	Optional frequency output or system clock trimming)	(for buzzer output		
SCK	Input/Output	P01	Serial clock input/output		Input	(F)-A
SO/SB0		P02	Serial data output Serial data bus input/outpu	ut		(F)-В
SI/SB1		P03	Serial data input Serial data bus input/outpu		M-C	
INT4	Input	P00	Edge detection vectored interrupt input (both rising edge and falling edge detection)		Input	B
INT0	Input	P10	Edge detection vectored Noise eliminator/ interrupt input (detection edge asynch selectable		Input	B-C
INT1		P11	can be selected) INT0/P10 can select noise eliminator.	Asynchronous		
INT2	Input	P12	Edge-detection-testable input	Asynchronous	Input	B-C
AN0-AN5	Input	_	Analog signal input for A/D) converter	Input	Y
AN6		P82				Y-B
AN7		P83				
AVREF	-	-	A/D converter reference vo	oltage input	-	Z-N
AVss	-	-	A/D converter reference G	A/D converter reference GND		
KR0-KR3	Input	P60-P63	Falling edge detection test	able input	Input	(F)-A
KR4-KR7	Input	P70-P73	Falling edge detection test	Input	(F)-A	
S12-S23	Output	-	Segment signal output	Note 2	G-A	
S24-S31	Output	BP0-BP7	Segment signal output		Note 2	H-A
COM0-COM3	Output	-	Common signal output		Note 2	G-B
VLC0-VLC2	-	-	LCD drive power On-chip split resistor is en	-	-	
BIAS	Output	_	Output for external split res	istor disconnect	Note 3	_

Notes 1. Circled characters indicate the Schmitt trigger input.

- Each display output selects the following VLCX as input source. S12-S31: VLC1, COM0-COM2: VLC2, COM3: VLC0.
- **3.** When a split resistor is contained Low level When no split resistor is containedHigh-impedance

3.2 Non-Port Pins (2/2)

Pin Name	Input/Output	Alternate Function	Function	State after Reset	I/O Circuit Type ^{Note 1}
LCDCL ^{Note 2}	Output	P30	Clock output for externally expanded driver	Input	E-B
SYNC ^{Note 2}	Output	P31	Clock output for externally expanded driver sync	Input	E-B
X1 X2	Input –	_	Crystal/ceramic connection pin for the main system clock oscillator. When inputting the external clock, input the external clock to pin X1, and the reverse phase of the external clock to pin X2.	_	_
XT1 XT2	Input –	_	Crystal connection pin for the subsystem clock oscillator. When the external clock is used, input the external clock to pin XT1 and the reverse phase of the external clock to pin XT2. Pin XT1 can be used as a 1-bit input (test) pin.	_	-
RESET	Input	_	System reset input (low level active)	-	B
IC	_	_	Internally connected. Connect directly to VDD.	_	-
Vdd	_	_	Positive power supply	_	-
Vss		_	GND	_	-

Notes 1. Circled characters indicate the Schmitt-trigger input.

2. These pins are provided for future system expansion. At present, these pins are used only as pins P30 and P31.

3.3 Pin Input/Output Circuits

The μ PD753036 pin input/output circuits are shown schematically.







3.4 Recommended Connections for Unused Pins

Pin	Recommended Connection
P00/INT4	Connect to Vss or VDD
P01/SCK	Connect to Vss or Vbb individually via resistor
P02/SO/SB0	
P03/SI/SB1	Connect to Vss
P10/INT0-P12/INT2	Connect to Vss or Vbb
P13/TI0	
P20/PTO0	Input: Individually connect to V_{SS} or V_{DD} via resistor
P21/PTO1	Output: Leave unconnected
P22/PCL/PTO2	
P23/BUZ	
P30/LCDCL	
P31/SYNC	
P32	
P33	
P40-P43	Input: Connect to Vss.
P50-P53	Output: Connect to Vss.
	(Do not connect a pull-up resistor using the mask option.)
P60/KR0-P63/KR3	Input: Individually connect to Vss or Vbb via resistor
P70/KR4-P73/KR7	Output: Leave unconnected
P80/TI1, P81/TI2	
P82/AN6, P83/AN7	
S12-S23	Leave unconnected
S24/BP0-S31/BP7	
СОМ0-СОМ3	
VLC0-VLC2	Connect to Vss
BIAS	Only if all of VLC0-VLC2 are unused, connect to Vss. In other cases, no connection required.
XT1Note	Connect to Vss
XT2 ^{Note}	Leave unconnected
ANO-AN5	
	Connect to Vss of Vbb
AVss	
IC	Connect to VDD directly

Table 3-1. List of Recommended Connections for Unused Pins

Note When the subsystem clock is not used, set SOS. 0 to 1 (so as not to use the internal feedback resistor).

4. SWITCHING FUNCTION BETWEEN Mk I MODE AND Mk II MODE

4.1 Difference between Mk I and Mk II

The CPU of μ PD753036 has the following two modes: Mk I and Mk II, either of which can be selected. The mode can be switched by the bit 3 of the Stack Bank Select register (SBS).

• Mk I mode: Upward compatible with μ PD75336.

Can be used in the 75XL CPU with a ROM capacity of up to 16K bytes.

Mk II mode: Incompatible with μPD75336.
 Can be used in all the 75XL CPU's including those products whose ROM capacity is more than 16 Kbytes.

	Mk I Mode	Mk II Mode
Program memory (bytes)	16384	
Number of stack bytes for subroutine instructions	2 bytes	3 bytes
BRA !addr1 instruction CALLA !addr1 instruction	Not available	Available
CALL !addr instruction	3-machine cycles	4-machine cycles
CALLF !faddr instruction	2-machine cycles	3-machine cycles

Table 4-1. Differences between Mk I Mode and Mk II Mode

Caution Mk II supports a program area exceeding 16K bytes in the 75X and 75XL series. Therefore, this mode is useful for enhancing software compatibility with products exceeding 16K bytes.

When Mk II mode is selected, the number of stack bytes used can be increased by 1 byte per stack compared with Mk I mode. When the CALL laddr instruction and CALLF lfaddr instruction are used, the number of machine cycles becomes greater by 1. Therefore, use Mk I mode if the RAM efficiency and processing capability is more important than software compatibility.

4.2 Setting Method of Stack Bank Select Register (SBS)

Switching between the Mk I mode and Mk II mode can be done by the SBS. Figure 4-1 shows the format. The SBS is set by a 4-bit memory manipulation instruction.

When using the Mk I mode, the SBS must be initialized to $10 \times B^{\text{Note}}$ at the beginning of a program. When using the Mk II mode, it must be initialized to $00 \times B^{\text{Note}}$.

Note The desired numbers must be set in the $\times\!\!\times$ positions.

Address	3	2	1	0	Symbol		
F84H	SBS3	SBS2	SBS1	SBS0	SBS		
					I		
					Stack	area	specification
					0	0	Memory bank 0
					0	1	Memory bank 1
					1	0	Memory bank 2
					1	1	Prohibited
					0	Be s	sure to set bit 2 to 0.
					Mode	e switc	hing specification
					0	Mk I	l mode
					1	Mk I	mode

Figure 4-1. Stack Bank Select Register Format

Caution Since SBS. 3 is set to "1" after a RESET signal is generated, the CPU operates in the Mk I mode. When executing an instruction in the Mk II mode, set SBS. 3 to "0" to select the Mk II mode.

5. MEMORY CONFIGURATION

- Program memory (ROM) 16384 × 8 bits
 - Addresses 0000H and 0001H
 Vector table wherein the program start address and the values set for the RBE and MBE at the time a RESET signal is generated are written. Reset and start are possible at an arbitrary address.
 - Addresses 0002H-000DH Vector table wherein the program start address and values set for the RBE and MBE by the vectored interrupts are written. Interrupt execution can start at an arbitrary address.
 - Addresses 0020H-007FH
 Table area referenced by the GETI instruction ^{Note}.
 - **Note** The GETI instruction realizes a 1-byte instruction on behalf of an arbitrary 2-byte instruction, 3-byte instruction, or two 1-byte instructions. It is used to decrease the program steps.
- Data memory (RAM)
 - Data area \cdots 768 words \times 4 bits (000H-2FFH)
 - Peripheral hardware area \cdots 128 words \times 4 bits (F80H-FFFH)



Figure 5-1. Program Memory Map



Remark In addition to the above, a branch can be taken to the address indicated by changing only the low-order 8 bits of PC by executing the BR PCDE, BR PCXA instruction.



Figure 5-2. Data Memory Map

Note For stack area, one memory bank can be selected among memory bank 0-2.

6. PERIPHERAL HARDWARE FUNCTIONS

6.1 Digital I/O Port

The following four types of I/O ports are available:

- CMOS input (PORT0 and 1) : 8 pins
- CMOS I/O (PORT2, 3, 6, 7, and 8) : 20 pins
- N-ch open-drain I/O (PORT4 and 5): 8 pins
- Bit port output (BP0 through BP7) : 8 pins
 - Total : 44 pins

Port Name	Function	Operation & Features		Remarks	
PORT0	4-bit input	When using serial interface function, the dual function pin can function as the output port depending on the operation mode.		Also used as the INT4, SCK, SO/SB0, SI/SB1 pins.	
PORT1		4-bit input port		Also used as the INT0- INT2 and TI0 pins.	
PORT2	4-bit I/O	Can be set to input mode or output mode in 4-bit units.		Also used as the PTO0- PTO2, PCL, BUZ pins.	
PORT3		Can be set to input mode or output mode in 1-bit units.		Also used as the LCDCL, SYNC pins.	
PORT4	4-bit I/O (N-channel	(N-channel	Can be set to input mode or output mode in 4-bit units.	Ports 4 and 5 are paired and data can be input/	On-chip pull-up resistor can be specified bit-wise by
PORT5	open-drain, 13 V with- stand voltage)		output in 8-bit units.	mask option.	
PORT6	4-bit I/O	Can be set to input mode or output mode in 1-bit units.	Ports 6 and 7 are paired and data can be input/ output in 8-bit units.	Also used as the KR0-KR3 pins.	
PORT7		Can be set to input mode or output mode in 4-bit units.		Also used as the KR4-KR7 pins.	
PORT8		Can be set to input mode or output mode in 4-bit units		Also used as the TI1, TI2, AN6, AN7 pins.	
BP0-BP7	1-bit output	Outputs data bit-wise. Can be switched to LCD drive segment output S24-S31 by software.		_	

Table 6-1. Types and Features of Digital Ports

6.2 Clock Generator

The clock generator provides the clock signals to the CPU and peripheral hardware and its configuration is shown in Figure 6-1.

The operation of the clock generation circuit is determined by the processor clock control register (PCC) and system clock control register (SCC).

Two types of system clocks are available: main system clock and subsystem clock.

Furthermore, the instruction execution time can be changed.

- + 0.95, 1.91, 3.81, 15.3 μs (main system clock: at 4.19 MHz operation)
- 0.67, 1.33, 2.67, 10.7 μs (main system clock: at 6.0 MHz operation)
- + 122 μs (subsystem clock: at 32.768 kHz operation)

Figure 6-1. Clock Generator Block Diagram





- Remarks 1. fx = Main system clock frequency
 - **2.** fxt = Subsystem clock frequency
 - **3.** $\Phi = CPU clock$
 - 4. PCC: Processor Clock Control Register
 - 5. SCC: System Clock Control Register
 - 6. One Clock cycle (tcr) of the CPU clock equal to one machine cycle of the instruction.

6.3 Subsystem Clock Oscillator Control Functions

The μ PD753036 subsystem clock oscillator has the following two control functions.

- Selects by software whether an on-chip feedback resistor is to be used or not^{Note}.
- Reduces current consumption by decreasing the drive current of the on-chip inverter when the supply voltage is high (V_{DD} ≥ 2.7 V).
 - **Note** When the subsystem clock is not used, set SOS.0 to 1 (so as not to use the internal feedback resistor), connect the XT1 pin to Vss, and open the XT2 pin to lower the supply current that is consumed in the subsystem clock oscillator.

The above functions can be used by switching the bits 0 and 1 of the sub-oscillator control register (SOS). (Refer to **Figure 6-2**.)





6.4 Clock Output Circuit

The clock output circuit is provided to output the clock pulses from the P22/PCL/PTO2 pin, and used to apply to the remote control waveform outputs and to supply clock pulses to the peripheral LSIs.

Clock output (PCL): Φ, 524, 262, 65.5 kHz (main system clock: at 4.19 MHz operation)
 Φ, 750, 375, 93.8 kHz (main system clock: at 6.0 MHz operation)



Figure 6-3. Clock Output Circuit Block Diagram

Remark Special care has been taken in designing the chip so that small-width pulses may not be output when switching clock output enable/disable.

6.5 Basic Interval Timer/Watchdog Timer

The basic interval timer/watchdog timer has the following functions.

- Interval timer operation to generate a reference time interrupt
- Watchdog timer operation to detect a runaway of program and reset the CPU
- · Selects and counts the wait time when the standby mode is released
- Reads the contents of counting





Note Instruction execution

 \star

6.6 Watch Timer

The μ PD753036 has one channel of watch timer. The functions of the watch timer are as follows:

- Sets the test flag (IRQM) with 0.5 sec interval. The standby mode can be released by the IRQM.
- 0.5 sec interval can be created by both the main system clock (4.19 MHz) and subsystem clock (32.768 kHz).
 - Convenient for program debugging and checking as interval becomes 128 times shorter (3.91 ms) with the fast feed mode.
 - Outputs the frequencies (2.048, 4.096, 32.768 kHz) to the BUZ pin (P23), usable for buzzer and trimming of system clock frequencies.
 - Clears the frequency divider to make the clock start with zero seconds.

Figure 6-5. Watch Timer Block Diagram



The values enclosed in parentheses are applied when $f_x = 4.19$ MHz and $f_{xT} = 32.768$ kHz.

*

6.7 Timer/Event Counter

The μ PD753036 has three channels of timer/event counters. The configuration is shown in Figures 6-6 through 6-8. The functions of the timer/event counter are as follows:

- Programmable interval timer operation
- Square wave output of any frequency to the PTOn pin. (n = 0.2)
- Event counter operation
- Divides the frequency of signal input via the TIn pin to 1-Nth of the original signal and outputs the divided frequency to the PTOn pin (frequency division operation).
- Supplies the serial shift clock to the serial interface circuit.
- Reads the counting value.

The timer/event counter operates in the following four modes as set by the mode register.

Mode	Channel 0	Channel 1	Channel 2	
8-bit timer/event of	Yes	Yes	Yes	
	Gate control function	No ^{Note}	No	Yes
PWM pulse gener	No	No	Yes	
16-bit timer/event	No	Yes		
	Gate control function	No ^{Note}	Yes	
Carrier generator	No	Yes		

Table 6-2. Operation Modes of Timer/Event Counter

Note Used for gate control signal generation



μ PD753036, 753036(A)



Figure 6-6. Timer/Event Counter Block Diagram (channel 0)

Note Instruction execution

Caution When setting TM0, be sure to set bits 0 and 1 to 0.

Data Sheet U11353EJ4V0DS00

Figure 6-7. Timer/Event Counter Block Diagram (channel 1)



<u></u>

uPD753036,

75303<u>6(</u>A)



Note Instruction execution

6.8 Serial Interface

The μ PD753036 incorporates a clock-synchronous 8-bit serial interface and can be used in the following four modes.

- Operation stop mode
- 3-wire serial I/O mode
- 2-wire serial I/O mode
- SBI mode

NEC





µPD753036, 753036(A)

32

6.9 LCD Controller/Driver

The μ PD753036 incorporates a display controller which generates segment and common signals according to the display data memory contents and incorporates segment and common drivers which can drive the panel directly.

The μ PD753036 LCD controller/driver functions are as follows:

- Display data memory is read automatically by DMA operation and segment and common signals are generated.
- Display mode can be selected from among the following five:
 - (1) Static
 - (2) 1/2 duty (time multiplexing by 2), 1/2 bias
 - (3) 1/3 duty (time multiplexing by 3), 1/2 bias
 - (4) 1/3 duty (time multiplexing by 3), 1/3 bias
 - (5) 1/4 duty (time multiplexing by 4), 1/3 bias
- A frame frequency can be selected from among four in each display mode.
- A maximum of 20 segment signal output pins (S12-S31) and four common signal bit port output (COM0-COM3).
- The segment signal output pins (S24-S27 and S28-S31) can be changed to the bit port output in 4-pin units.
- Split-resistor can be incorporated to supply LCD drive power. (Mask option)
 - Various bias methods and LCD drive voltages can be applicable.
 - When display is off, current flow to the split resistor is cut.
- Display data memory not used for display can be used for normal data memory.
- It can also operate by using the subsystem clock.



34

NEC

µPD753036, 753036(A)

6.10 A/D Converter

 μ PD753036 incorporates an 8-bit resolution A/D converter with an analog input (AN0-AN7). It uses the successive approximation method.



Figure 6-11. A/D Converter Block Diagram

6.11 Bit Sequential Buffer 16 Bits

The bit sequential buffer (BSB) is a special data memory for bit manipulation and the bit manipulation can be easily performed by changing the address specification and bit specification in sequence, therefore it is useful when processing a long data bit-wise.



Figure 6-12. Bit Sequential Buffer Format

Remarks 1. In the pmem.@L addressing, the specified bit moves corresponding to the L register.

2. In the pmem.@L addressing, the BSB can be manipulated regardless of MBE/MBS specification.
7. INTERRUPT FUNCTION AND TEST FUNCTION

The μ PD753036 has eight interrupt sources and two test sources. Of the test sources, INT2 has two types of edge-detected testable inputs.

The interrupt control circuit of the μ PD753036 has the following functions:

(1) Interrupt function

- Vectored interrupt function for hardware control, enabling/disabling the interrupt acceptance by the interrupt enable flag (IExxx) and interrupt master enable flag (IME).
- Can set any interrupt start address.
- Nesting wherein the order of priority can be specified by the interrupt priority select register (IPS).
- Test function of interrupt request flag (IRQ×××). An interrupt generated can be checked by software.
- Release the standby mode. A release interrupt can be selected by the interrupt enable flag.

(2) Test function

- Test request flag (IRQ >>>>) generation can be checked by software.
- Release the standby mode. The test source to be released can be selected by the test enable



IST0



Figure 7-1. Interrupt Control Circuit Block Diagram

Note Noise eliminator (Standby release is disable when noise eliminator is selected.)

8. STANDBY FUNCTION

In order to save power consumption while a program is in a standby mode, two types of standby modes (STOP mode and HALT mode) are provided for the μ PD753036.

		STOP Mode	HALT Mode		
Set instruct	ion	STOP instruction	HALT instruction		
System clo	ck when set	Settable only when the main system clock is used.	Settable both by the main system clock and subsystem clock.		
Operation status	Clock generator	The main system clock stops oscillation.	Only the CPU Φ halts (oscillation continues).		
	Basic interval timer	Operation stops	Operation. (The IRQBT is set in the reference interval) Note 1.		
	Serial interface	Operable only when an external SCK input is selected as the serial clock.	Operable Note 1		
	Timer/event counter	Operable only when a signal input to the T10-T12 pins is specified as the count clock.	Operable ^{Note 1}		
	Watch timer	Operable when fxT is selected as the count clock.	Operable		
	LCD driver controller	Operable only when fxT is selected as the LCDCL.	Operable		
	External interrupt	The INT1, 2, and 4 are operable. Only the INT0 is not operated. ^{Note 2}			
	CPU	The operation stops.			
Release signal		 Interrupt request signal sent from the operable hardware enabled by the interrupt enable flag. Test request signal sent from the test source enabled by the test enable flag RESET signal 			

Table 8-1. Operation Status in Standby Mode

Notes 1. Cannot operate only when the main system clock stops.

 Can operate only when the noise eliminator is not used (IM02 = 1) by bit 2 of the edge detection mode register(IM0).

9. RESET FUNCTION

There are two reset inputs: external RESET signal and reset signal sent from the basic interval timer/watchdog timer. When either one of the reset signals are input, an internal reset signal is generated. Figure 9-1 shows the circuit diagram of the above two inputs.



By the RESET signal generation, each device is initialized as listed in Table 9-1. Figure 9-2 shows the timing chart of the reset operation.





Note The following two times can be selected by the mask option. 2^{17} /fx (21.8 ms : at 6.0 MHz operation, 31.3 ms : at 4.19 MHz operation) 2^{15} /fx (5.46 ms : at 6.0 MHz operation, 7.81 ms : at 4.19 MHz operation)

Hardware		Hardware	RESET Signal Generation in the Standby Mode	RESET Signal Generation in Operation
Prograr	n count	er (PC)	Sets the low-order 6 bits of program memory's address 0000H to the PC13-PC8 and the contents of address 0001H to the PC7-PC0.	Sets the low-order 6 bits of program memory's address 0000H to the PC13-PC8 and the contents of address 0001H to the PC7-PC0.
PSW	Carry	/ flag (CY)	Held	Undefined
	Skip	flag (SK0-SK2)	0	0
	Interr	rupt status flag (IST0, 1)	0	0
	Bank	enable flag (MBE, RBE)	Sets the bit 6 of program memory's address 0000H to the RBE and bit 7 to the MBE.	Sets the bit 6 of program memory's address 0000H to the RBE and bit 7 to the MBE.
Stack p	ointer (SP)	Undefined	Undefined
Stack b	ank sel	ect register (SBS)	1000B	1000B
Data m	emory ((RAM)	Held	Undefined
Genera	l-purpo	se register (X, A, H, L, D, E, B, C)	Held	Undefined
Bank se	elect re	gister (MBS, RBS)	0, 0	0, 0
Basic ir	nterval	Counter (BT)	Undefined	Undefined
timer/w	atch-	Mode register (BTM)	0	0
dog timer		Watchdog timer enable flag (WDTM)	0	0
Timer/e	event	Counter (T0)	0	0
counter	[.] (T0)	Modulo register (TMOD0)	FFH	FFH
		Mode register (TM0)	0	0
		TOE0, TOUT F/F	0, 0	0, 0
Timer/e	event	Counter (T1)	0	0
counter	· (T1)	Modulo register (TMOD1)	FFH	FFH
		Mode register (TM1)	0	0
		TOE1, TOUT F/F	0, 0	0, 0
Timer/e	event	Counter (T2)	0	0
counter	· (T2)	Modulo register (TMOD2)	FFH	FFH
		High level period setting modulo register (TMOD2H)	FFH	FFH
		Mode register (TM2)	0	0
		TOE2, TOUT F/F	0, 0	0, 0
		REMC, NRZ, NRZB	0, 0, 0	0, 0, 0
		TGCE	0	0
Watch t	timer	Mode register (WM)	0	0

Table 9-1. Status of Each Device After Reset (1/2)

	Hardware	RESET Signal Generation in the Standby Mode	RESET Signal Generation in Operation	
Serial interface	Shift register (SIO)	Held	Undefined	
	Operating mode register (CSIM)	0	0	
	SBI control register (SBIC)	0	0	
	Slave address register (SVA)	Held	Undefined	
Clock generator,	Processor clock control register (PCC)	0	0	
clock output	System clock control register (SCC)	0	0	
circuit	Clock output mode register (CLOM)	0	0	
Sub-oscillator cor	ntrol register (SOS)	0	0	
LCD controller/	Display mode register (LCDM)	0	0	
driver	Display control register (LCDC)	0	0	
Interrupt	Interrupt request flag (IRQ×××)	Reset (0)	Reset (0)	
function	Interrupt enable flag (IE×××)	0	0	
	Interrupt master enable flag (IME)	0	0	
	INT0, 1, 2 mode registers (IM0, IM1, IM2)	0, 0, 0	0, 0, 0	
	Interrupt priority selection register (IPS)	0	0	
Digital port	Output buffer	Off	Off	
	Output latch	Cleared (0)	Cleared (0)	
	I/O mode registers (PMGA, PMGB, BMGC)	0	0	
	Pull-up resistor setting register (POGA, POGB)	0	0	
Bit sequential buf	fer (BSB0-BSB3)	Held	Undefined	

Table 9-1. Status of Each Device After Reset (2/2)

NEC

10. MASK OPTION

The μ PD753036 has the following mask options.

- P40-P43, P50-P53 mask options
 - On-chip pull-up resistors can be connected.
 - (1) On-chip pull-up resistors are specifiable bit-wise.
 - (2) On-chip pull-up resistors are not specifiable.
- VLC0-VLC2 pin, BIAS pin mask option

On-chip dividing resistor for LCD drive can be connected.

- (1) Dividing resistor is not connected.
- (2) Four 10 k $\!\Omega$ (TYP.) dividing resistors are connected at the same time.
- (3) Four 100 k $\!\Omega$ (TYP.) dividing resistors are connected at the same time.
- Standby function mask option

Wait times can be selected by a $\overline{\text{RESET}}$ signal.

- (1) $2^{17}/fx$ (21.8ms : at fx = 6.0 MHz, 31.3ms : at fx = 4.19MHz)
- (2) 2^{15} /fx (5.46ms : at fx = 6.0 MHz, 7.81ms : at fx = 4.19MHz)
- Subsystem clock mask option

Use of the internal feedback resistor can be selected.

- Internal feedback resistor can be used. (Switched ON/OFF via software)
- (2) Internal feedback resistor cannot be used. (Switched out in hardware)

11. INSTRUCTION SETS

(1) Expression formats and specification methods of operands

The operand is written in the operand column of each instruction in accordance with the specification method for the operand expression format of the instruction. For details, refer to **RA75X Assembler Package User's Manual – Language (U12385E)**. If there are several elements, one of them is selected. Capital letters and the + and – symbols are key words and are written as they are. For immediate data, appropriate numbers and labels are written.

Instead of the labels such as mem, fmem, pmem, and bit, the symbols of the registers can be specified. However, there are restrictions in the labels that can be written for fmem and pmem. For details, refer to **User's Manual**.

Representation format	Specification Method
reg	X, A, B, C, D, E, H, L
reg1	X, B, C, D, E, H, L
rp	XA, BC, DE, HL
rp1	BC, DE, HL
rp2	BC, DE
rp'	XA, BC, DE, HL, XA', BC', DE', HL'
rp'1	BC, DE, HL, XA', BC', DE', HL'
rpa	HL, HL+, HL–, DE, DL
rpa1	DE, DL
n4	4-bit immediate data or label
n8	8-bit immediate data or label
mem	8-bit immediate data or label ^{Note}
bit	2-bit immediate data or label
fmem	FB0H-FBFH, FF0H-FFFH immediate data or label
pmem	FC0H-FFFH immediate data or label
addr	0000H-3FFFH immediate data or label
addr1	0000H-3FFFH immediate data or label (Mk II mode only)
caddr	12-bit immediate data or label
faddr	11-bit immediate data or label
taddr	20H-7FH immediate data (where bit $0 = 0$) or label
PORTn	PORT0-PORT8
IExxx	IEBT, IET0-IET2, IE0-IE2, IE4, IECSI, IEW
RBn	RB0-RB3
MBn	MB0, MB1, MB2, MB15

Note mem can be only used even address in 8-bit data processing.

(2)	Legend	in explanation of operation
	А	: A register, 4-bit accumulator
	В	: B register
	С	: C register
	D	: D register
	E	: E register
	Н	: H register
	L	: L register
	Х	: X register
	XA	: XA register pair; 8-bit accumulator
	BC	: BC register pair
	DE	: DE register pair
	HL	: HL register pair
	XA'	: XA' expanded register pair
	BC'	: BC' expanded register pair
	DE'	: DE' expanded register pair
	HL'	: HL' expanded register pair
	PC	: Program counter
	SP	: Stack pointer
	CY	: Carry flag, bit accumulator
	PSW	: Program status word
	MBE	: Memory bank enable flag
	RBE	: Register bank enable flag
	PORTn	()
	IME	: Interrupt master enable flag
	IPS	: Interrupt priority selection register
	IE×××	: Interrupt enable flag
	RBS	: Register bank selection register
	MBS	: Memory bank selection register
	PCC	: Processor clock control register
	•	: Separation between address and bit
	(××)	: The contents addressed by ××
	××Н	: Hexadecimal data

(3) Explanation of symbols under addressing area column

		· · · · · · · · · · · · · · · · · · ·			
*1	MB = MBE•MBS	Î Î			
	(MBS = 0-2, 15)				
*2	MB = 0				
*3	MBE = 0 : MB = 0 (000H-07FH) MB = 15 (F80H-FFFH) MBE = 1 : MB = MBS (MBS = 0-2, 15)	Data memory addressing			
*4	MB = 15, fmem = FB0H-FBFH, FF0H-FFFH				
*5	MB = 15, pmem = FC0H-FFFH	↓ ↓			
*6	addr = 0000H-3FFFH				
*7	addr, addr1 = (Current PC) - 15 to (Current PC) - 1 (Current PC) + 2 to (Current PC) + 16				
*8	caddr = 0000H-0FFFH (PC13, 12 = 00B) or 1000H-1FFFH (PC13, 12 = 01B) or 2000H-2FFFH (PC13, 12 = 10B) or 3000H-3FFFH (PC13, 12 = 11B)	Program memory addressing			
*9	faddr = 0000H-07FFH				
*10	taddr = 0020H-007FH				
*11	addr1 = 0000H-3FFFH	<u>↓</u>			

Remarks 1. MB indicates memory bank that can be accessed.

- 2. In *2, MB = 0 independently of how MBE and MBS are set.
- 3. In *4 and *5, MB = 15 independently of how MBE and MBS are set.
- **4.** *6 to *11 indicate the areas that can be addressed.

(4) Explanation of number of machine cycles column

S denotes the number of machine cycles required by skip operation when a skip instruction is executed. The value of S varies as follows.

- When no skip is made: S = 0
- When the skipped instruction is a 1- or 2-byte instruction: S = 1
- When the skipped instruction is a 3-byte instruction^{Note}: S = 2

Note 3-byte instruction: BR !addr, BRA !addr1, CALL !addr or CALLA !addr1 instruction

Caution The GETI instruction is skipped in one machine cycle.

One machine cycle is equal to one cycle of CPU clock (= tcy); time can be selected from among four types by setting PCC.

Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Transfer MOV	MOV	A, #n4	1	1	$A \leftarrow n4$		String effect A
		reg1, #n4	2	2	reg1 ← n4		
		XA, #n8	2	2	$XA \leftarrow n8$		String effect A
		HL, #n8	2	2	$HL \leftarrow n8$		String effect B
		rp2, #n8	2	2	rp2 ← n8		
		A, @HL	1	1	$A \leftarrow (HL)$	*1	
		A, @HL+	1	2+S	A \leftarrow (HL), then L \leftarrow L+1	*1	L = 0
		A, @HL-	1	2+S	A \leftarrow (HL), then L \leftarrow L–1	*1	L = FH
		A, @rpa1	1	1	$A \leftarrow (rpa1)$	*2	
		XA, @HL	2	2	$XA \gets (HL)$	*1	
		@HL, A	1	1	$(HL) \gets A$	*1	
		@HL, XA	2	2	$(HL) \gets XA$	*1	
		A, mem	2	2	$A \leftarrow (mem)$	*3	
		XA, mem	2	2	$XA \gets (mem)$	*3	
		mem, A	2	2	$(\text{mem}) \leftarrow A$	*3	
		mem, XA	2	2	$(mem) \gets XA$	*3	
		A, reg1	2	2	A \leftarrow reg1		
		XA, rp'	2	2	$XA \gets rp'$		
		reg1, A	2	2	$reg1 \gets A$		
		rp'1, XA	2	2	rp'1 ← XA		
	ХСН	A, @HL	1	1	$A \leftrightarrow (HL)$	*1	
		A, @HL+	1	2+S	A \leftrightarrow (HL), then L \leftarrow L+1	*1	L = 0
		A, @HL-	1	2+S	A \leftrightarrow (HL), then L \leftarrow L–1	*1	L = FH
		A, @rpa1	1	1	$A \leftrightarrow (rpa1)$	*2	
		XA, @HL	2	2	$XA \leftrightarrow (HL)$	*1	
		A, mem	2	2	$A \leftrightarrow (mem)$	*3	
		XA, mem	2	2	$XA \leftrightarrow (mem)$	*3	
		A, reg1	1	1	$A \leftrightarrow reg1$		
		XA, rp'	2	2	$XA \leftrightarrow rp'$		

Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Table	MOVT	XA, @PCDE	1	3	$XA \leftarrow (PC_{^{13-8}}\text{+}DE)_{^{ROM}}$		
reference		XA, @PCXA	1	3	$XA \leftarrow (PC_{^{13-8}}\text{+}XA)_{ROM}$		
		XA, @BCDE ^{Note}	1	3	XA ← (B1,0+CDE)ROM	*6	
		XA, @BCXA ^{Note}	1	3	$XA \leftarrow (B_{1,0}+CXA)_{ROM}$	*6	
Bit transfer	MOV1	CY, fmem.bit	2	2	$CY \leftarrow (fmem.bit)$	*4	
		CY, pmem.@L	2	2	$CY \gets (pmem_{72} + L_{32}.bit(L_{10}))$	*5	
		CY, @H+mem.bit	2	2	CY ← (H+mem₃⊸.bit)	*1	
		fmem.bit, CY	2	2	$(\text{fmem.bit}) \leftarrow \text{CY}$	*4	
		pmem.@L, CY	2	2	$(pmem_{7\text{-}2}\text{+}L_{3\text{-}2}.bit(L_{1\text{-}0})) \leftarrow CY$	*5	
		@H+mem.bit, CY	2	2	(H+mem _{3−0} .bit) ← CY	*1	
Operation	ADDS	A, #n4	1	1+S	$A \leftarrow A+n4$		carry
		XA, #n8	2	2+S	$XA \leftarrow XA+n8$		carry
		A, @HL	1	1+S	$A \leftarrow A+(HL)$	*1	carry
		XA, rp'	2	2+S	$XA \leftarrow XA \text{+rp'}$		carry
		rp'1, XA	2	2+S	rp'1 ← rp'1+XA		carry
	ADDC	A, @HL	1	1	$A,CY \gets A\text{+}(HL)\text{+}CY$	*1	
		XA, rp'	2	2	$XA, CY \gets XA\text{+}rp'\text{+}CY$		
		rp'1, XA	2	2	$rp'1, CY \leftarrow rp'1+XA+CY$		
	SUBS	A, @HL	1	1+S	$A \leftarrow A-(HL)$	*1	borrow
		XA, rp'	2	2+S	$XA \leftarrow XA \text{rp'}$		borrow
		rp'1, XA	2	2+S	rp'1 ← rp'1–XA		borrow
	SUBC	A, @HL	1	1	$A,CY \leftarrow A\text{-}(HL)\text{-}CY$	*1	
		XA, rp'	2	2	$XA, CY \leftarrow XA\text{-rp'-CY}$		
		rp'1, XA	2	2	$rp'1, CY \leftarrow rp'1-XA-CY$		

Note Only the low-order 2-bits are valid for the B register.

Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Operation	AND	A, #n4	2	2	$A \leftarrow A \land n4$		
		A, @HL	1	1	$A \leftarrow A \land (HL)$	*1	
		XA, rp'	2	2	$XA \leftarrow XA \wedge rp'$		
		rp'1, XA	2	2	$rp'1 \leftarrow rp'1 \land XA$		
	OR	A, #n4	2	2	$A \gets A \lor n4$		
		A, @HL	1	1	$A \leftarrow A \lor (HL)$	*1	
		XA, rp'	2	2	$XA \leftarrow XA \lor rp'$		
		rp'1, XA	2	2	$rp'1 \leftarrow rp'1 \lor XA$		
	XOR	A, #n4	2	2	$A \leftarrow A \not \prec n4$		
		A, @HL	1	1	$A \leftarrow A \not \forall (HL)$	*1	
		XA, rp'	2	2	$XA \gets XA \forall rp'$		
		rp'1, XA	2	2	rp'1 ← rp'1 ∀ XA		
Accumulator	RORC	A	1	1	$CY \leftarrow A_0, A_3 \leftarrow CY, A_{n-1} \leftarrow A_n$		
manipulation	NOT	A	2	2	$A \leftarrow \overline{A}$		
Increment	INCS	reg	1	1+S	$reg \leftarrow reg+1$		reg=0
and Decrement		rp1	1	1+S	rp1 ← rp1+1		rp1=00H
		@HL	2	2+S	(HL) ← (HL)+1	*1	(HL)=0
		mem	2	2+S	$(mem) \leftarrow (mem)+1$	*3	(mem)=0
	DECS	reg	1	1+S	$reg \leftarrow reg-1$		reg=FH
		rp'	2	2+S	rp' ← rp'−1		rp'=FFH
Comparison	SKE	reg, #n4	2	2+S	Skip if reg = n4		reg=n4
		@HL, #n4	2	2+S	Skip if (HL) = n4	*1	(HL) = n4
		A, @HL	1	1+S	Skip if A = (HL)	*1	A = (HL)
		XA, @HL	2	2+S	Skip if XA = (HL)	*1	XA = (HL)
		A, reg	2	2+S	Skip if A = reg		A=reg
		XA, rp'	2	2+S	Skip if XA = rp'		XA=rp'
Carry flag	SET1	CY	1	1	$CY \leftarrow 1$		
manipulation	CLR1	СҮ	1	1	$CY \leftarrow 0$		
	SKT	СҮ	1	1+S	Skip if CY = 1		CY=1
	NOT1	СҮ	1	1	$CY \leftarrow \overline{CY}$		

Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Memory bit manipulation	SET1	mem.bit	2	2	(mem.bit) ← 1	*3	
manipulation		fmem.bit	2	2	(fmem.bit) ← 1	*4	
		pmem.@L	2	2	$(pmem_{7-2}+L_{3-2}.bit(L_{1-0})) \leftarrow 1$	*5	
		@H+mem.bit	2	2	(H+mem _{3−0} .bit) ← 1	*1	
	CLR1	mem.bit	2	2	$(mem.bit) \leftarrow 0$	*3	
		fmem.bit	2	2	(fmem.bit) $\leftarrow 0$	*4	
		pmem.@L	2	2	$(pmem_{7-2}+L_{3-2}.bit(L_{1-0})) \leftarrow 0$	*5	
		@H+mem.bit	2	2	(H+mem _{3−0} .bit) ← 0	*1	
	SKT	mem.bit	2	2+S	Skip if (mem.bit)=1	*3	(mem.bit)=1
		fmem.bit	2	2+S	Skip if (fmem.bit)=1	*4	(fmem.bit)=1
		pmem.@L	2	2+S	Skip if (pmem ₇₋₂ +L ₃₋₂ .bit(L ₁₋₀))=1	*5	(pmem.@L)=1
		@H+mem.bit	2	2+S	Skip if (H+mem₃₋₀.bit)=1	*1	(@H+mem.bit)=1
	SKF	mem.bit	2	2+S	Skip if (mem.bit)=0	*3	(mem.bit)=0
		fmem.bit	2	2+S	Skip if (fmem.bit)=0	*4	(fmem.bit)=0
		pmem.@L	2	2+S	Skip if (pmem ₇₋₂ +L ₃₋₂ .bit(L ₁₋₀))=0	*5	(pmem.@L)=0
		@H+mem.bit	2	2+S	Skip if (H+mem ₃₋₀ .bit)=0	*1	(@H+mem.bit)=0
	SKTCLR	fmem.bit	2	2+S	Skip if (fmem.bit)=1 and clear	*4	(fmem.bit)=1
		pmem.@L	2	2+S	Skip if (pmem ₇₋₂ +L ₃₋₂ .bit(L ₁₋₀))=1 and clear	*5	(pmem.@L)=1
		@H+mem.bit	2	2+S	Skip if (H+mem ₃₋₀ .bit)=1 and clear	*1	(@H+mem.bit)=1
	AND1	CY, fmem.bit	2	2	$CY \leftarrow CY \land (fmem.bit)$	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \land (pmem_{72}\text{+}L_{32}.bit(L_{10}))$	*5	
		CY, @H+mem.bit	2	2	$CY \gets CY \land (H\text{+}mem_{30}.bit)$	*1	
	OR1	CY, fmem.bit	2	2	$CY \leftarrow CY \lor (fmem.bit)$	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \lor (pmem_{72}\text{+}L_{32}.bit(L_{10}))$	*5	
		CY, @H+mem.bit	2	2	$CY \gets CY \lor (H\text{+}mem_{3\text{-}0}.bit)$	*1	
	XOR1	CY, fmem.bit	2	2	$CY \gets CY \not \forall \text{ (fmem.bit)}$	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \forall (pmem_{72}+L_{32}.bit(L_{10}))$	*5	
		CY, @H+mem.bit	2	2	CY ← CY ∀ (H+mem ₃₋₀ .bit)	*1	

Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Branch	BR ^{Note1}	addr	_	_	PC13-0 ← addr Select appropriate instruction from among BR !addr, BRCB !caddr, and BR \$addr according to the assembler being used. BR !addr BRCB !caddr BR \$addr	*6	
		addr1	_	_	PC13-0 ← addr1 Select appropriate instruction from the following according to the assembler being used. BR laddr BRA laddr1 BRCB lcaddr BR \$sddr1	*11	
		!addr	3	3	PC _{13−0} ← addr	*6	
		\$addr	1	2	$PC_{13-0} \leftarrow addr$	*7	
		\$addr1	1	2	$PC_{^{13-0}} \gets addr1$		
		PCDE	2	3	$PC_{^{13-0}} \gets PC_{^{13-8}}\text{+}DE$		
		PCXA	2	3	$PC_{^{13-0}} \gets PC_{^{13-8}}\text{+}XA$		
		BCDENote 2	2	3	$PC_{13\text{-}0} \gets B_{1,0}\text{+}CDE$	*6	
		BCXA ^{Note 2}	2	3	PC _{13−0} ← B _{1,0} +CXA	*6	
	BRA ^{Note 1}	!addr1	3	3	$PC_{13-0} \leftarrow addr1$	*11	
	BRCB	!caddr	2	2	$PC_{13-0} \gets PC_{13,12} \textbf{+} caddr_{11\cdot 0}$	*8	
Subroutine stack control	CALLA ^{Note 1}	!addr1	3	3	$\begin{array}{l} (SP-5)(SP-6)(SP-3)(SP-4) \leftarrow 0, \ 0, \ PC_{^{13-0}}\\ (SP-2) \leftarrow \times, \times, MBE, \ RBE\\ PC_{^{13-0}} \leftarrow addr1, \ SP \leftarrow SP-6 \end{array}$	*11	
	CALL ^{Note 1}	!addr	3	3	$\begin{array}{l} (SP-4)(SP-1)(SP-2) \leftarrow PC_{^{11-0}} \\ (SP-3) \leftarrow MBE, RBE, PC_{^{13}}, PC_{^{12}} \\ PC_{^{13-0}} \leftarrow addr, SP \leftarrow SP-4 \end{array}$	*6	
				4	$\begin{array}{l} (SP-5)(SP-6)(SP-3)(SP-4) \leftarrow 0, \ 0, \ PC_{13 \rightarrow 0} \\ (SP-2) \leftarrow \times, \times, \ MBE, \ RBE \\ PC_{13 \rightarrow 0} \leftarrow addr, \ SP \leftarrow SP-6 \end{array}$		
	CALLF ^{Note 1}	!faddr	2	2	$\begin{array}{l} (SP-4)(SP-1)(SP-2) \leftarrow PC_{^{11-0}} \\ (SP-3) \leftarrow MBE, RBE, PC_{^{13}}, PC_{^{12}} \\ PC_{^{13-0}} \leftarrow 000\text{+faddr}, SP \leftarrow SP-4 \end{array}$	*9	
				3	$\begin{array}{l} (SP-5)(SP-6)(SP-3)(SP-4) \leftarrow 0, \ 0, \ PC_{^{13-0}}\\ (SP-2) \leftarrow \times, \times, \ MBE, \ RBE\\ PC_{^{13-0}} \leftarrow 000 \text{+} faddr, \ SP \leftarrow SP-6 \end{array}$		

Notes 1. The above operations in the shaded boxes can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.

2. Only the low-order 2 bits are valid for the B register.

Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Subroutine stack control	RET ^{Note 1}		1	3	$\begin{array}{l} MBE, RBE, PC_{13},PC_{12} \leftarrow (SP+1)\\ PC_{11-0} \leftarrow (SP)(SP+3)(SP+2),\\ SP \leftarrow SP+4 \end{array}$		
					$ \begin{array}{l} \times,\times, MBE,RBE\leftarrow(SP+4)\\ 0,0,PC_{^{13}},PC_{^{12}}\leftarrow(SP+1)\\ PC_{^{11-0}}\leftarrow(SP)(SP+3)(SP+2),SP\leftarrowSP+6 \end{array} $		
	RETS ^{Note 1}		1	3+S	$\begin{array}{l} \mbox{MBE, RBE, PC_{13}, PC_{12} \leftarrow (SP+1) \\ PC_{11-0} \leftarrow (SP)(SP+3)(SP+2), \\ SP \leftarrow SP+4 \\ \mbox{then skip unconditionally} \end{array}$		Unconditional
					$\begin{array}{l} \times,\times, MBE,RBE \leftarrow (SP+4) \\ 0, 0, PC_{13},PC_{12} \leftarrow (SP+1) \\ PC_{11 \multimap} \leftarrow (SP)(SP+3)(SP+2), SP \leftarrow SP+6 \\ then skip unconditionally \end{array}$		
	RETI ^{Note 1}		1	3	$\begin{array}{l} \text{MBE, RBE, PC}_{13}, \text{PC}_{12} \leftarrow (\text{SP+1}) \\ \text{PC}_{11-0} \leftarrow (\text{SP})(\text{SP+3})(\text{SP+2}) \\ \text{PSW} \leftarrow (\text{SP+4})(\text{SP+5}), \text{SP} \leftarrow \text{SP+6} \end{array}$		
					$\begin{array}{l} 0, 0, PC_{13}, PC_{12} \leftarrow (SP+1) \\ PC_{11-0} \leftarrow (SP)(SP+3)(SP+2) \\ PSW \leftarrow (SP+4)(SP+5), SP \leftarrow SP+6 \end{array}$		
	PUSH	rp	1	1	$(SP-1)(SP-2) \leftarrow rp, SP \leftarrow SP-2$		
		BS	2	2	$(SP-1) \gets MBS, (SP-2) \gets RBS, SP \gets SP-2$		
	POP	rp	1	1	$rp \leftarrow (SP+1)(SP), SP \leftarrow SP+2$		
		BS	2	2	$MBS \gets (SP+1), RBS \gets (SP), SP \gets SP+2$		
Interrupt	EI		2	2	$IME(IPS.3) \leftarrow 1$		
control		IExxx	2	2	$IE \times \times \leftarrow 1$		
	DI		2	2	$IME(IPS.3) \leftarrow 0$		
		IExxx	2	2	$IE \times \times \leftarrow 0$		
Input/output	INNote 2	A, PORTn	2	2	$A \leftarrow PORTn$ (n = 0-8)		
		XA, PORTn	2	2	$XA \leftarrow PORTn+1, PORTn$ (n = 4, 6)		
	OUT ^{Note 2}	PORTn, A	2	2	$PORTn \leftarrow A$ (n = 2-8)		
		PORTn, XA	2	2	PORTn+1, PORTn \leftarrow XA (n = 4, 6)		
CPU control	HALT		2	2	Set HALT Mode (PCC.2 \leftarrow 1)		
	STOP		2	2	Set STOP Mode (PCC.3 \leftarrow 1)		
	NOP		1	1	No Operation		

Notes 1. The above operations in the shaded boxes can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.

2. While the IN instruction and OUT instruction are being executed, the MBE must be set to 0 or 1 and MBS must be set to 15.

Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Special	SEL	RBn	2	2	$RBS \leftarrow n$ (n = 0-3)		
		MBn	2	2	MBS ← n (n = 0-2, 15)		
	GETINotes 1, 2	taddr	1	3	• When TBR instruction $PC_{13-0} \leftarrow (taddr)_{5-0}+(taddr+1)$ • When TCALL instruction $(SP-4)(SP-1)(SP-2) \leftarrow PC_{11-0}$ $(SP-3) \leftarrow MBE, RBE, PC_{13}, PC_{12}$ $PC_{13-0} \leftarrow (taddr)_{5-0}+(taddr+1)$ $SP \leftarrow SP-4$ • When instruction other than TBR and TCALL instructions (taddr) (taddr+1) instruction is executed	*10	Depending on the reference instruction
			1	3	• When TBR instruction $PC_{13-0} \leftarrow (taddr)_{5-0}+(taddr+1) PC_{14} \leftarrow 0$		
				4	• When TCALL instruction (SP-5)(SP-6)(SP-3)(SP-4) \leftarrow 0, 0, PC ₁₃₋₀ (SP-2) $\leftarrow \times, \times$, MBE, RBE PC ₁₃₋₀ \leftarrow (taddr) ₅₋₀ +(taddr+1) SP \leftarrow SP-6		
				3	When instruction other than TBR and TCALL instructions (taddr) (taddr+1) instruction is executed		Depending on the reference instruction

Notes 1. The shaded box is applicable only to the Mk II mode. The other area is applicable only to Mk I mode.

2. The TBR and TCALL instructions are the table definition assembler pseudo instructions of the GETI instruction.

12. ELECTRICAL CHARACTERISTICS

Absolute	Maximum	Ratings	(TA =	25°C)
			\.	/

Parameter	Symbol		Conditions	Ratings	Unit
Supply voltage	Vdd			-0.3 to +7.0	V
Input voltage	VI1	Other	than ports 4, 5	-0.3 to V _{DD} + 0.3	V
	V12	Ports	Pull-up resistor provided	-0.3 to V _{DD} + 0.3	V
		4, 5	N-ch open drain	-0.3 to +14	V
Output voltage	Vo			-0.3 to V _{DD} + 0.3	V
High-level output current	Іон	Per pi	n	-10	mA
		Total of	of all pins	-30	mA
Low-level output current	lol	Per pi	n	30	mA
		Total of	of all pins	200	mA
Ambient operating temperature	TA			-40 to +85 ^{Note}	°C
Storage temperature	Tstg			-65 to +150	°C

Note To drive LCD in the normal mode, $T_A = -10$ to $+85^{\circ}C$

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Capacitance (T_A = 25° C, V_{DD} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	CIN	f = 1 MHz			15	pF
Output capacitance	Соит	Pins other than tested pins: 0 V			15	pF
I/O capacitance	Сю				15	pF

Oscillator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic oscillator		Oscillation frequency (f _X) ^{Note 1}		1.0		6.0 ^{Note 2}	MHz
		Oscillation stabilization time ^{Note 3}	After V _{DD} has reached MIN. value of oscillation voltage range			4	ms
Crystal resonator	x1 x2	Oscillation frequency (f _X) ^{Note 1}		1.0		6.0 ^{Note 2}	MHz
		Oscillation stabilization time ^{Note 3}	V _{DD} = 4.5 to 5.5 V			10	ms
	VDD					30	
External clock	X1 X2	X1 input frequency (f _X) ^{Note 1}		1.0		6.0 ^{Note 2}	MHz
		X1 input high-, low-level widths (txH, txL)		83.3		500	ns

Main System Clock Oscillator Characteristics (TA = -40 to $+85^{\circ}$ C, V_{DD} = 1.8 to 5.5 V)

- **Notes 1.** The oscillation frequency and X1 input frequency shown above indicate characteristics of the oscillator only. For the instruction execution time, refer to **AC Characteristics**.
 - 2. If the oscillation frequency is 4.19 MHz < fx < 6.0 MHz at 1.8 V \leq V_{DD} < 2.7 V, do not select the processor clock control register (PCC) = 0011. If PCC = 0011, one machine cycle is less than 0.95 μ s, falling short of the rated value of 0.95 μ s.
 - 3. The oscillation stabilization time is the time required for oscillation to be stabilized after V_{DD} has been applied or STOP mode has been released.
- Caution When using the main system clock oscillator, wire the portion enclosed in the dotted line in the above figure as follows to prevent adverse influences due to wiring capacitance:
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with other signal lines.
 - Do not route the wiring in the vicinity of a line through which a high alternating current flows.
 - Always keep the ground point of the capacitor of the oscillator at the same potential as VDD.
 - Do not ground to a power supply pattern through which a high current flows.
 - Do not extract signals from the oscillator.

Oscillator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	-	Oscillation frequency (f _{XT}) ^{Note 1}		32	32.768	35	kHz
		Oscillation stabilization time ^{Note 2}	V _{DD} = 4.5 to 5.5 V		1.0	2	S
	VDD					10	
External clock		XT1 input frequency (f _{XT}) ^{Note 1}		32		100	kHz
		XT1 input high-, low-level widths (tхтн, txт∟)		5		15	μs

Subsystem Clock Oscillator Characteristics (TA = -40 to +85°C, V_{DD} = 1.8 to 5.5 V)

- **Notes 1.** The oscillation frequency shown above indicate characteristics of the oscillator only. For the instruction execution time, refer to **AC Characteristics**.
 - 2. The oscillation stabilization time is the time required for oscillation to be stabilized after VDD has been applied.

Caution When using the subsystem clock oscillator, wire the portion enclosed in the dotted line in the above figure as follows to prevent adverse influences due to wiring capacitance:

- Keep the wiring length as short as possible.
- Do not cross the wiring with other signal lines.
- Do not route the wiring in the vicinity of a line through which a high alternating current flows.
- Always keep the ground point of the capacitor of the oscillator at the same potential as VDD.
- Do not ground to a power supply pattern through which a high current flows.
- Do not extract signals from the oscillator.

The subsystem clock oscillator has a low amplification factor to reduce current consumption and is more susceptible to noise than the main system clock oscillator. Therefore, exercise utmost care in wiring the subsystem clock oscillator.

Recommended Oscillator Constants

Ceramic resonator (T_A = -20 to $+80^{\circ}$ C)

Manufacturer	Part Number	Frequency (MHz)	Con	llator stant F)	Voltage	lation Range DD)	Remark
			C1	C2	MIN. (V)	MAX. (V)	
TDK Corp.	CCR1000K2	1.0	100	100	2.4	5.5	-
	CCR4.19MC3	4.19	-	-			Capacitor-contained model
	CCR5.0MC3	5.0					
	CCR6.0MC3	6.0					
	FCR4.19MC5	4.19					
	FCR5.0MC5	5.0					
	FCR6.0MC5	6.0					
Murata Mfg.	CSB1000J ^{Note}	1.0	100	100	2.0	5.5	Rd = 2.2 kΩ
Co., Ltd.	CSA2.00MG040	2.0	100	100	2.0	5.5	-
	CST2.00MG040		_	_			Capacitor-contained model
	CSA4.19MG	4.19	30	30	2.0	5.5	-
	CST4.19MGW		_	_			Capacitor-contained model
	CSA4.19MGU		30	30	1.8		-
	CST4.19MGWU		_	_			Capacitor-contained model
	CSA6.00MG	6.0	30	30	2.7	5.5	-
	CST6.00MGW		_	_			Capacitor-contained model
	CSA6.00MGU		30	30	2.4		-
	CST6.00MGWU		_	_			Capacitor-contained model
Kyocera Corp.	KBR-1000F/Y	1.0	100	100	1.8	5.5	-
	KBR-2.0MS	2.0	68	68	2.0	5.5	
	KBR-4.19MKC	4.19	-	_	1.9	5.5	Capacitor-contained model
	KBR-4.19MSB		33	33			_
	PBRC 4.19A						
	PBRC 4.19B		_	_			Capacitor-contained model
	KBR-6.0MKC	6.0	_	_	1.9	5.5	Capacitor-contained model
	KBR-6.0MSB		33	33			_
	PBRC 6.00A						
	PBRC 6.00B		_	_	7		Capacitor-contained model

Note When using the CSB1000J (1.0 MHz) by Murata Mfg. Co., Ltd. as a ceramic resonator, a limiting resistor $(Rd = 2.2 \text{ k}\Omega)$ is necessary (refer to the figure below). The resistor is not necessary when using the other recommended resonators.

Caution The oscillator constants and oscillation voltage range indicate conditions for stable oscillation but do not guarantee accuracy of the oscillation frequency. If the application circuit requires accuracy of the oscillation frequency, it is necessary to set the oscillation frequency of the resonator in the application circuit. For this, it is necessary to directly contact the manufacturer of the resonator being used.

NEC

Parameter	Symbol		Conditions	6	MIN.	TYP.	MAX.	Unit
Low-level output	lo∟	Per pin					15	mA
current		Total of all	pins				120	mA
High-level input	VIH1	Ports 2, 3		$2.7~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	0.7 Vdd		Vdd	V
voltage				$1.8 \text{ V} \leq \text{V}_{\text{DD}}$ < 2.7 V	0.9 Vdd		Vdd	V
	VIH2	Ports 0, 1,	6-8, RESET	$2.7~V \le V_{\text{DD}} \le 5.5~V$	0.8 Vdd		Vdd	V
				$1.8~V \leq V_{\text{DD}} < 2.7~V$	0.9 Vdd		Vdd	V
	Vінз	Ports 4, 5	Pull-up resistor	$2.7~V \le V_{\text{DD}} \le 5.5~V$	0.7 Vdd		Vdd	V
			provided	$1.8~V \leq V_{\text{DD}} < ~2.7~V$	0.9 Vdd		Vdd	V
			N-ch open drain	$2.7~V \le V_{\text{DD}} \le 5.5~V$	0.7 Vdd		13	V
				$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$	0.9 Vdd		13	V
	VIH4	X1, XT1			Vdd - 0.1		Vdd	V
Low-level input	VIL1	Ports 2-5		$2.7 \le V_{DD} \le 5.5 V$	0		0.3 Vdd	V
voltage				$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$	0		0.1 Vdd	V
	VIL2	Ports 0, 1,	6-8, RESET	$2.7 \le V_{\text{DD}} \le 5.5 \text{ V}$	0		0.2 Vdd	V
				$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$	0		0.1 Vdd	V
	VIL3	X1, XT1			0		0.1	V
High-level output voltage	Vон	SCK, SO, р Іон = −1.0 r	oorts 2, 3, 6-8, BP0 nA	-BP7	Vdd - 0.5			V
Low-level output	Vol1	SCK, SO, p	D, ports 2-8, IoL = 15 mA			0.2	2.0	V
voltage		BP0-BP7		V _{DD} = 4.5 to 5.5 V				
				lo∟ = 1.6 mA			0.4	V
	Vol2	SB0, SB1	N-ch open drain				0.2 Vdd	V
			Pull-up resistor ≥	1 kΩ				
High-level input	ILIH1	Vin = Vdd	Pins other than X	1, XT1			3	μΑ
leakage current	ILIH2		X1, XT1				20	μA
	Іцнз	VIN = 13 V	Ports 4, 5 (N-ch o	open drain)			20	μA
Low-level input	ILIL1	$V_{IN} = 0 V$	Pins other than p	orts 4, 5, X1, XT1			-3	μA
leakage current	ILIL2		X1, XT1				-20	μA
	ILIL3		Ports 4, 5 (N-ch o	open drain)			-3	μA
			When input instru	ction is not executed				
			Port 4, 5 (N-ch				-30	μA
			open drain) When input instruc-	VDD = 5.0 V		-10	-20	μA
			tion is executed	VDD = 3.0 V		-3	-6	μA
High-level output	ILOH1	Vout = Vdd	SCK, SO/SB0, SE	31, ports 2, 3, 6-8			3	μA
leakage current			Ports 4, 5 (Pull-u	p resistor provided)				
	ILOH2	Vout = 13 V	Ports 4, 5 (N-ch o	open drain)			20	μΑ
Low-level output	Ilol	Vout = 0 V					-3	μΑ
leakage current								
Internal pull-up	RL1	VIN = 0 V	Ports 0-3, 6-8 (ex	ccept pin P00)	50	100	200	kΩ
resistor	RL2		Ports 4, 5 (when	mask option selected)	15	30	60	kΩ

DC Characteristics (TA = -40 to +85°C, V_{DD} = 1.8 to 5.5 V)

Parameter	Symbol		Co	onditions		MIN.	TYP.	MAX.	Unit
LCD drive voltage	VLCD	VAC0 = 0	$T_A = -40$	to +85°C		2.7		Vdd	V
			$T_{A} = -10$	to 85°C		2.2		Vdd	V
		VAC0 = 1				1.8		Vdd	V
VAC current ^{Note 1}	Ivac	VAC0 = 1, \	/DD = 2.0 V	±10%			1	4	μA
LCD divider	RLCD1					50	100	200	kΩ
resistor ^{Note 2}	RLCD2					5	10	20	kΩ
LCD output voltage	Vodc	$Io = \pm 1.0 \ \mu A$	VLCD0 = VI	LCD		0		±0.2	V
deviation ^{Note 3}			VLCD1 = VI	LCD $ imes$ 2/3					
(common)			VLCD2 = VI	lcd imes 1/3					
LCD output voltage	Vods	$Io = \pm 0.5 \ \mu A$	1.8 V ≤ V	$lcd \leq Vdd$		0		±0.2	V
deviation ^{Note 3}									
(segment)									
Supply current ^{Note 4}	IDD1	6.00 MHz ^{Note 5}	Vdd = 5.0	V ±10% ^{Not}	e 6		2.5	7.5	mA
		crystal oscillation	VDD = 3.0	V ±10% ^{Not}	e 7		0.6	1.8	mA
	IDD2	C1 = C2	HALT	VDD = 5.0	V ±10%		0.9	2.7	mA
		= 22 pF	mode	VDD = 3.0	V ±10%		0.5	1.0	mA
	IDD1	4.19 MHz ^{Note 5}	Vdd = 5.0	V ±10% ^{Not}	e 6		1.7	4.5	mA
		crystal oscillation	VDD = 3.0	V ±10% ^{Not}	e 7		0.33	1.0	mA
	IDD2	C1 = C2	HALT	VDD = 5.0	V ±10%		0.7	2.0	mA
		= 22 pF	mode	VDD = 3.0	V ±10%		0.3	0.9	mA
	Ірдз	32.768	Low-	VDD = 3.0	V ±10%		12	35	μΑ
		kHz ^{Note 8}	voltage	VDD = 2.0	V ±10%		5.5	16	μA
		crystal	mode ^{Note 9}	VDD = 3.0	V, $T_A = 25^{\circ}C$		12	24	μΑ
		oscillation	Low current consumption	VDD = 3.0	V ±10%		9.2	27	μΑ
			mode ^{Note 10}	VDD = 3.0	V, T _A = 25°C		9.2	18	μA
	IDD4		HALT	Low-	Vdd = 3.0 V ±10%		8.5	25	μΑ
			mode	voltage	Vdd = 2.0 V ±10%		3.0	12.0	μΑ
				mode ^{Note 9}	$V_{\text{DD}}=3.0~\text{V},~T_{\text{A}}=25^{\circ}\text{C}$		8.5	17	μA
				Low power consumption	V _{DD} = 3.0 V ±10%		4.6	13.8	μA
				mode ^{Note 10}	$V_{\text{DD}}=3.0~\text{V},~T_{\text{A}}=25^{\circ}\text{C}$		4.6	9.2	μA
	IDD5	XT1 =	VDD = 5.0	V ±10%			0.05	10	μA
		0 V ^{Note 11}	VDD = 3.0	V ±10%			0.02	5.0	μA
		STOP mode			$T_A = 25^{\circ}C$		0.02	3.0	μA

DC Characteristics (T_A = -40 to $+85^{\circ}$ C, V_{DD} = 1.8 to 5.5 V)

Notes 1. Clear VAC0 to 0 in the low-current mode and STOP mode. When VAC0 is set to 1, the current increases by about 1 μA.

- 2. Either RLCD1 or RLCD2 can be selected by mask option.
- **3.** Voltage deviation is the difference between the ideal values (VLCDn; n = 0, 1, 2) of the segment and common outputs and the output voltage.
- 4. The current flowing through the internal pull-up resistor and the LCD divider resistor is not included.
- 5. Including the case when the subsystem clock oscillates.
- 6. When the device operates in high-speed mode with the processor clock control register (PCC) set to 0011.
- 7. When the device operates in low-speed mode with PCC set to 0000.
- **8.** When the device operates on the subsystem clock, with the system clock control register (SCC) set to 1001 and oscillation of the main system clock stopped.
- 9. When the sub-oscillator control register (SOS) is set to 0000.
- 10. When SOS is set to 0010.
- 11. When SOS is set to 00×1 and the sub-oscillator feedback resistor is not used (x: don't care).

Parameter	Symbol	Cond	itions	MIN.	TYP.	MAX.	Unit
CPU clock cycle time ^{Note 1}	tcy	Operates with	V _{DD} = 2.7 to 5.5 V	0.67		64	μs
(minimum instruction		main system clock		0.95		64	μs
execution time = 1		Operates with sul	114	122	125	μs	
machine cycle)							
TI0, TI1, TI2 input frequency	fтı	V _{DD} = 2.7 to 5.5 \	0		1.0	MHz	
			0		275	kHz	
TI0, TI1, TI2 input high-,	t⊤ıн, t⊤ı∟	V _{DD} = 2.7 to 5.5 \	/	0.48			μs
low-level widths				1.8			μs
Interrupt input high-,	tinth, tintl	INT0	IM02 = 0	Note 2			μs
low-level widths			IM02 = 1	10			μs
		INT1, 2, 4		10			μs
		KR0-KR7		10			μs
RESET low-level width	trsl			10			μs

AC Characteristics (TA = -40 to +85°C, VDD = 1.8 to 5.5 V)

- Notes 1. The cycle time (minimum instruction execution time) of the CPU clock (Φ) is determined by the oscillation frequency of the connected resonator (and external clock), the system clock control register (SCC), and processor clock control register (PCC). The figure on the right shows the supply voltage VDD vs. cycle time tcr characteristics when the device operates with the main system clock.
 2 Star at 128 (fuder and ing on the patting on the conting on the conting
 - 2. 2tcy or 128/fx depending on the setting of the interrupt mode register (IM0).



Serial transfer operation

2-wire and 3-wire serial I/O modes (SCK ... internal clock output): (T_A = -40 to +85°C, V_{DD} = 1.8 to 5.5 V)

Parameter	Symbol	Cond	itions	MIN.	TYP.	MAX.	Unit
SCK cycle time	t ксү1	VDD = 2.7 to 5.5 \	/	1300			ns
							ns
SCK high-, low-level widths	tĸ∟ı,	VDD = 2.7 to 5.5 \	tксү1/2-50			ns	
	tкнı		tксү1/2–150			ns	
SI ^{Note 1} setup time (vs. SCK ↑)	tsik1	VDD = 2.7 to 5.5 \	/	150			ns
				500			ns
SI ^{Note 1} hold time (vs. SCK ↑)	tksi1	VDD = 2.7 to 5.5 \	/	400			ns
				600			ns
$\overline{SCK} \downarrow \to SO^{Note 1}$ output	tkso1	$R_{L} = 1 \ k\Omega$ Note 2	V _{DD} = 2.7 to 5.5 V	0		250	ns
delay time		C∟ = 100 pF		0		1000	ns

Notes 1. Read as SB0 or SB1 when using the 2-wire serial I/O mode.

2. RL and CL respectively indicate the load resistance and load capacitance of the SO output line.

2-wire and 3-wire serial I/O modes (SCK --- external clock input): (TA = -40 to +85°C, VDD = 1.8 to 5.5 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK cycle time	tксү2	V _{DD} = 2.7 to 5.5 V	800			ns
			3200			ns
SCK high-, low-level widths	tĸ∟2,	V _{DD} = 2.7 to 5.5 V	400			ns
	t кн2		1600			ns
SINote 1 setup time (vs. SCK 1)	tsik2	V _{DD} = 2.7 to 5.5 V	100			ns
			150			ns
SI ^{Note 1} hold time (vs. SCK ↑)	tksi2	V _{DD} = 2.7 to 5.5 V	400			ns
			600			ns
$\overline{SCK} \downarrow \to SO^{Note 1}$ output	tkso2	$R_{L} = 1 \ k\Omega {}^{\text{Note 2}} V_{\text{DD}} = 2.7 \ \text{to} \ 5.5 \ \text{V}$	0		300	ns
delay time		C∟ = 100 pF	0		1000	ns

Notes 1. Read as SB0 or SB1 when using the 2-wire serial I/O mode.

2. RL and CL respectively indicate the load resistance and load capacitance of the SO output line.

Parameter	Symbol	Cond	itions	MIN.	TYP.	MAX.	Unit
SCK cycle time	tксүз	V _{DD} = 2.7 to 5.5 V		1300			ns
				3800			ns
SCK high-, low-level widths	tĸlз,	VDD = 2.7 to 5.5 \	/	tксүз/2-50			ns
	tкнз			tксүз/2–150			ns
SB0, 1 setup time	tsiкз	V _{DD} = 2.7 to 5.5 V		150			ns
(vs. SCK ↑)				500			ns
SB0, 1 hold time (vs. $\overline{SCK} \uparrow$)	tหรเง			tксүз/2			ns
$\overline{SCK} \downarrow \rightarrow SB0, 1 \text{ output}$	tкsoз	$R_{L} = 1 \ k\Omega$ Note	V _{DD} = 2.7 to 5.5 V	0		250	ns
delay time		C∟ = 100 pF		0		1000	ns
$\overline{SCK} \uparrow \to SB0, \ 1 \downarrow$	tкsв			tксүз			ns
SB0, 1 $\downarrow \rightarrow \overline{\text{SCK}} \downarrow$	tsвк			tксүз			ns
SB0, 1 low-level width	tsbl			tксүз			ns
SB0, 1 high-level width	tsвн			tксүз			ns

SBI mode (\overline{SCK} … internal clock output (master)): (T_A = -40 to +85°C, V_{DD} = 1.8 to 5.5 V)

Note RL and CL respectively indicate the load resistance and load capacitance of the SB0 and 1 output lines.

SBI mode (SCK --- external clock input (slave)): (T_A = -40 to +85°C, V_{DD} = 1.8 to 5.5 V)

Parameter	Symbol	Cond	itions	MIN.	TYP.	MAX.	Unit
SCK cycle time	tксү4	V _{DD} = 2.7 to 5.5 V		800			ns
				3200			ns
SCK high-, low-level widths	tĸ∟4,	$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$	/	400			ns
	tкн4			1600			ns
SB0, 1 setup time	tsik4	VDD = 2.7 to 5.5 V	/	100			ns
(vs. SCK ↑)				150			ns
SB0, 1 hold time (vs. \overline{SCK} \uparrow)	tksi4			tксү4/2			ns
$\overline{SCK}\downarrow \to SB0, 1 \text{ output}$	tkso4	$R_{L} = 1 \ k\Omega$ Note	V_{DD} = 2.7 to 5.5 V	0		300	ns
delay time		C∟ = 100 pF		0		1000	ns
$\overline{SCK} \uparrow \to SB0, \ 1 \downarrow$	tкsв			t ксү4			ns
SB0, 1 $\downarrow \rightarrow \overline{\text{SCK}} \downarrow$	tsвк			tксү4			ns
SB0, 1 low-level width	tsbl			tксү4			ns
SB0, 1 high-level width	tsвн			tkcy4			ns

Note RL and CL respectively indicate the load resistance and load capacitance of the SB0 and 1 output lines.

A/D Converter Characteristics (TA = -40 to +85°C, V_DD = 1.8 to 5.5 V, 1.8 V \leq AV_{REF} \leq V_DD, AVss = Vss)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution				8	8	8	bit
Absolute accuracy ^{Note 1}		$V_{DD} = AV_{REF}$ 2.7 V \leq VDD				1.5	LSB
			$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$			3	LSB
		$V_{DD} \neq AV_{REF}$				3	LSB
Conversion time	tconv	Note 2				168/fx	μs
Sampling time	t SAMP	Note 3				44/f×	μs
Analog input voltage	VIAN			AVss		AVREF	V
Analog input impedance	Ran				1000		MΩ
AVREF current	Iref				0.25	2.0	mA

Notes 1. Absolute accuracy excluding quantization error $(\pm 1/2LSB)$

- **2.** Time until end of conversion (EOC = 1) after execution of conversion start instruction (40.1 μ s: fx = 4.19 MHz).
- **3.** Time until end of sampling after execution of conversion start instruction (10.5 μ s: fx = 4.19 MHz).

AC timing test points (except X1 and XT1 inputs)



TI0, TI1, TI2 timing



Serial transfer timing



2-wire serial I/O mode



Serial transfer timing

Bus release signal transfer



Command signal transfer



Interrupt input timing



RESET input timing



Data retention characteristics of data memory in STOP mode and at low supply voltage (T_A = -40 to +85°C)

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
*	Data retention power supply current	Vdddr		1.8		5.5	V
	Release signal setup time	tsrel		0			μs
	Oscillation stabilization	twait	Released by RESET		Note 2		ms
	wait time ^{Note 1}		Released by interrupt request		Note 3		ms

Notes 1. The oscillation stabilization wait time is the time during which the CPU stops operating to prevent unstable operation when oscillation is started.

- **2.** Either $2^{17}/fx$ or $2^{15}/fx$ can be selected by mask option.
- 3. Set by the basic interval timer mode register (BTM). (Refer to the table below.)

BTM3 BTM2 BTM1		BTM0	Wait Time			
DINIS			DTIVIU	f _x = 4.19 MHz	$f_x = 6.0 \text{ MHz}$	
-	0	0	0	2 ²⁰ /f _x (approx. 250 ms)	2 ²⁰ /f _x (approx. 175 ms)	
-	0	1	1	2 ¹⁷ /f _x (approx. 31.3 ms)	2 ¹⁷ /f _x (approx. 21.8 ms)	
-	1	0	1	2 ¹⁵ /f _x (approx. 7.81 ms)	2 ¹⁵ /f _x (approx. 5.46 ms)	
_	1	1	1	2 ¹³ /f _x (approx. 1.95 ms)	2 ¹³ /f _x (approx. 1.37 ms)	

Data retention timing (when STOP mode released by RESET)



Data retention timing (standby release signal: when STOP mode released by interrupt signal)



13. CHARACTERISTIC CURVE (reference)



IDD VS. VDD (main system clock: 6.0 MHz crystal resonator)



IDD vs. VDD (main system clock: 4.19 MHz crystal resonator)

*









IOL VS. VOL (ports 2, 3, 6-8)

Vol [V]
14. PACKAGE DRAWINGS

* 80-PIN PLASTIC QFP (14x14)





ΝΟΤΕ

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
А	17.2±0.4
В	14.0±0.2
С	14.0±0.2
D	17.2±0.4
F	0.825
G	0.825
Н	0.30±0.10
I	0.13
J	0.65 (T.P.)
К	1.6±0.2
L	0.8±0.2
М	$0.15\substack{+0.10 \\ -0.05}$
Ν	0.10
Р	2.7±0.1
Q	0.1±0.1
R	5°±5°
S	3.0 MAX.
	S80GC-65-3B9-6

* 80 PIN PLASTIC TQFP (FINE PITCH) (12x12)



NOTE

Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
А	14.00±0.20
В	12.00±0.20
С	12.00±0.20
D	14.00±0.20
F	1.25
G	1.25
н	0.22+0.05
I	0.10
J	0.50 (T.P.)
К	1.00±0.20
L	0.50±0.20
М	$0.145^{+0.055}_{-0.045}$
N	0.10
Р	1.05±0.07
Q	0.10±0.05
R	5°±5°
S	1.27 MAX.
	P80GK-50-BE9-6

P80GK-50-BE9-

15. RECOMMENDED SOLDERING CONDITIONS

Solder the μ PD753036 under the following recommended conditions.

For the details on the recommended soldering conditions, refer to Information Document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For the soldering methods and conditions other than those recommended, consult NEC.

Table 15-1. Soldering Conditions of Surface Mount Type

(1) μ PD753036GC-×××-3B9: 80-pin plastic QFP (14 × 14 mm, 0.65 mm pitch) μ PD753036GC(A)-×××-3B9: 80-pin plastic QFP (14 × 14 mm, 0.65 mm pitch)

Soldering Method	Soldering Conditions	Symbol of Recommended Condition
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (210°C min.), Number of times: 3 max.	IR35-00-3
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (200°C min.), Number of times: 3 max.	VP15-00-3
Wave soldering	Soldering bath temperature: 260°C max., Time: 10 seconds max., Number of times: 1	WS60-00-1
	Preheating temperature: 120°C max. (package surface temperature)	
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per side of device)	_

* (2) μ PD753036GK-xxx-BE9: 80-pin plastic TQFP (fine pitch) (12 × 12 mm, 0.5 mm pitch)

Soldering Method	Soldering Conditions	Symbol of Recommended Condition
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (210°C min.), Number of times: 2 max., Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 hours)	IR35-107-2
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (200°C min.), Number of times: 2 max., Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 hours)	VP15-107-2
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per side of device)	-

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

APPENDIX A. μ PD75336, 753036, 75P3036 FUNCTION LIST

	Parameter	μPD75336	μPD753036	μ PD75P3036
Program memory		Mask ROM 0000H-3F7FH (16256 × 8 bits)	Mask ROM 0000H-3FFFH (16384 × 8 bits)	One-time PROM 0000H-3FFFH (16384 × 8 bits)
Data memory			000H-2FFH (768 × 4 bits)	
CPU		75X High-End	75XL CPU	
Instruction execution time	When main system clock is selected	0.95, 1.91, 15.3 μs (at 4.19 MHz operation)	 0.95, 1.91, 3.81, 15.3 μs 0.67, 1.33, 2.67, 10.7 μs 	
une	When subsystem clock is selected	122 μ s (at 32.768 kHz oper	ation)	
Pin	48	P22/PCL	P22/PCL/PTO2	
connection	50-53	P30-P33		P30/MD0-P33/MD3
	55	P81	P81/T12	
	57	IC		Vpp
Stack	SBS register	None	SBS.3 = 1: Mk I mode selection SBS.3 = 0: Mk II mode selection	
	Stack area	000H-0FFH	n00H-nFFH (n = 0-2)	
	Subroutine call instruction stack operation	2-byte stack	When Mk I mode: 2-byte stack When Mk II mode: 3-byte stack	
Instruction	BRA !addr1 CALLA !addr1	Unavailable	When Mk I mode: unavaila When Mk II mode: availabl	
	MOVT XA, @BCDE MOVT XA, @BCXA BR BCDE BR BCXA		Available	
	CALL !addr	3 machine cycles	Mk I mode: 3 machine cycle cycles	es, Mk II mode: 4 machine
CALLF !faddr 2 machine cycles Mk I mode: 2 machine cycles, Mi cycles		es, Mk II mode: 3 machine		
Timer		 4 channels Basic interval timer: channel 8-bit timer/event counter: channels Watch timer: 1 channel 	 5 channels Basic interval timer/watchdog timer: 1 channel 8-bit timer/event counter: 3 channels (can be used as 16-bit timer/event counter, care generator, timer with gate) Watch timer: 1 channel 	

	Parameter	μPD75336	μPD753036	μPD75P3036	
Clock output (PCL)		 Φ, 524, 262, 65.5 kHz (Main system clock: at 4.19 MHz operation) 	 Φ, 524, 262, 65.5 kHz (Main system clock: at 4.19 MHz operation) Φ, 750, 375, 93.8 kHz (Main system clock: at 6.0 MHz operation) 		
BUZ output (BUZ)		2, 4, 32 kHz (Main system clock: at 4.19 MHz operation, or subsystem clock: at 32.762 kHz operation)	 2, 4, 32 kHz (Main system clock: during 4.19 MHz operation o subsystem clock: at 32.768 kHz operation) 2.93, 5.86, 46.9 kHz (Main system clock: at 6.0 MHz operation) 		
Serial interface		3 modes are available • 3-wire serial I/O mode MSB/LSB can be selected for transfer first bit • 2-wire serial I/O mode • SBI mode		transfer first bit	
SOS register	Feedback resistor cut flag (SOS.0)	None	Contained		
	Sub-oscillator current cut flag (SOS.1)	None	Contained		
Register	bank selection register (RBS)	Yes			
Standby	release by INT0	No	Yes		
Vectored	d interrupt	External: 3, internal: 4	External: 3, internal: 5		
Operating supply voltage		V _{DD} = 2.7 to 6.0 V V _{DD} = 1.8 to 5.5 V			
Operatir	ng ambient temperature	$T_{A} = -40 \text{ to } +85^{\circ}\text{C}$			
Package		 80-pin plastic TQFP (fine pitch) (12 × 12 mm, 0.5 mm pitch) 80-pin plastic QFP (14 × 14 mm, 0.65 mm pitch) 			

APPENDIX B. DEVELOPMENT TOOLS

The following development tools are provided for system development using the μ PD753036.

In 75XL series, relocatable assemblers common to the entire series are used in combination with the device file for each product type.

Language processor

*	RA75X relocatable assembler	Host machine			Part number
		nost maonine	OS	Distribution media	(product name)
		PC-9800 series	MS-DOS [™]	3.5-inch 2HD	μ\$5A13RA75X
			Ver. 3.30 to Ver. 6.2 Note		
		IBM PC/AT [™] compatible machines	Refer to "OS for IBM PC"	3.5-inch 2HC	μS7B13RA75X

*	Device file Host machine		OS	Distribution media	Part number (product name)
		PC-9800 series	MS-DOS	3.5-inch 2HD	μS5A13DF753036
		IBM PC/AT compatible machines	Ver. 6.2 Note Refer to "OS for IBM PC"	3.5-inch 2HC	μS7B13DF753036

- **Note** Ver.5.00 and the upper versions of Ver.5.00 have the task swap function, but it cannot be used for this software.
- **Remark** The operation of the assembler and the device file is guaranteed only on the above host machines and OSs.

*

*

PROM write tools

Hardware	PG-1500	PG-1500 is a PROM programmer which enables you to program single chip microcontrollers containing PROM by stand-alone or host machine operation by connecting an attached board and optional programmer adapter to PG-1500. It also enables you to program typical PROM devices of 256 Kbits to 4 Mbits.					
	PA-75P328GC	PROM programmer a PG-1500 for use.	PROM programmer adapter for the μ PD75P3036GC. Connect the programmer adapter to PG-1500 for use.				
	PA-75P316GK	PROM programmer adapter for the μ PD75P3036GK. Connect the programmer adapter to PG-1500 for use.					
	PA-75P3036KK-T	PROM programmer adapter for the μ PD75P3036KK-T. Connect the programmer adapter to PG-1500 for use.					
Software	PG-1500 controller	PG-1500 and a host machine are connected by serial and parallel interfaces and PG-1500 is controlled on the host machine.			terfaces and PG-1500		
		Host machine			Part number		
		HOSt Machine	OS	Distribution media	(product name)		
		PC-9800 series	MS-DOS	3.5-inch 2HD	μS5A13PG1500		
			Ver. 3.30 to Ver. 6.2 Note				
		IBM PC/AT compatible machines	Refer to " OS for IBM PC "	3.5-inch 2HD	μS7B13PG1500		

Note Ver.5.00 and the upper versions of Ver.5.00 have the task swap function, but it cannot be used for this software.

Remark The operation of the PG-1500 controller is guaranteed only on the above host machines and OSs.

Debugging tool

The in-circuit emulators (IE-75000-R and IE-75001-R) are available as the program debugging tool for the μ PD753036.

The system configurations are described as follows.

Hardware	IE-75000-R ^{Note 1}	In-circuit emulator for debugging the hardware and software when developing the application systems that use the 75X series and 75XL series. When developing a μ PD753036 subseries, the emulation board IE-75300-R-EM and emulation probe EP-75336GC-R or EP-75336GK-R that are sold separately must be used with the IE-75000-R. By connecting with the host machine and the PROM programmer, efficient debugging can be made. It contains the emulation board IE-75000-R-EM which is connected. In-circuit emulator for debugging the hardware and software when developing the application systems that use the 75X series and 75XL series. When developing a μ PD753036 sub-series, the emulation board IE-75300-R-EM and emulation probe EP-75336GC-R or EP-75336GK-R which are sold separately must be used with the IE-75001-R. It can debug the system efficiently by connecting the host machine and PROM programmer.				
	IE-75001-R					
	IE-75300-R-EM	Emulation board for evaluating the application systems that use the μ PD753036 subseries. It must be used with the IE-75000-R or IE-75001-R.				
	EP-75336GC-R EV-9200GC-80	It must be connected It is supplied with the	Emulation probe for the μ PD753036GC. t must be connected to IE-75000-R (or IE-75001-R) and IE-75300-R-EM. t is supplied with the 80-pin conversion socket EV-9200GC-80 which facilitates connection to a target system.			
	EP-75336GK-R TGK-080SDW ^{Note 2}	Emulation probe for the μPD753036GK. It must be connected to the IE-75000-R (or IE-75001-R) and IE-75300-R-EM. It is supplied with the 80-pin conversion adapter TGK-080SDW which facilitates ² connection to a target system.				
Software	IE control program		00-R or IE-75001-R to a bove hardware on a ho	a host machine via RS- ost machine.	232C and Centronics	
		Host machine			Part number (product name)	
		PC-9800 series	MS-DOS	3.5-inch 2HD	μS5A13IE75X	
			Ver. 3.30 to Ver. 6.2 Note 3	5-inch 2HD	μ\$5A10IE75X	
		IBM PC/AT compatible	Refer to	3.5-inch 2HC	μS7B13IE75X	
		machines	"OS for IBM PC"	5-inch 2HC	μS7B10IE75X	

Notes 1. Maintenance parts

- 2. This is a product of Tokyo Eletech Corp.
 - For further information, contact: Daimaru Kogyo, Ltd.
 - Tokyo Electronics Department (TEL +81-3-3820-7112)
 - Osaka Electronics 2nd Department (TEL +81-6-6244-6672)
 - **3.** Ver.5.00 and the upper versions of Ver.5.00 have the task swap function, but it cannot be used for this software.

Remarks 1. The operation of the IE control program is guaranteed only on the above host machines and OSs.
 2. The μPD753036 subseries consists of the μPD753036 and 75P3036.

*

OS for IBM PC

The following IBM PC OS's are supported.

OS	Version
PC DOS™	Ver. 5.02 to Ver. 6.3 J6.1/V ^{Note} to J6.3/V ^{Note}
MS-DOS	Ver. 5.0 to Ver. 6.22 5.0/V ^{Note} to 6.2/V ^{Note}
IBM DOS™	J5.02/V ^{Note}

Note Only English version is supported.

Caution Ver.5.00 and the upper versions of Ver.5.0 have the task swap function, but it cannot be used for this software.

APPENDIX C. RELATED DOCUMENTS

Some of the following related documents are preliminary.

Device Related Documents

Document Name	Document No.		
	Japanese	English	
μPD753036 Data Sheet	U11353J	U11353E (this document)	
μPD75P3036 Data Sheet	U11575J	U11575E	
μPD753036 User's Manual	U10201J	U10201E	
75XL Series Selection Guide	U10453J	U10453E	

Development Tool Related Documents

Document Name			Document No.	
			Japanese	English
Hardware	IE-75000 R/IE-75001-R User's Manual		EEU-846	EEU-1416
	IE-75300-R-EM User's Manual		U11354J	U11354E
	EP-75336GC/GK-R User's Manual		U10644J	U10644E
	PG-1500 User's Manual		U11940J	U11940E
Software	RA75X Assembler Package	Operation	U12622J	U12622E
	User's Manual	Language	U12385J	U12385E
		Structured Assembler Preprocessor	U12598J	U12598E
	PG-1500 Controller User's Manual	PC-9800 Series (MS-DOS) Base	EEU-704	EEU-1291
		IBM PC Series (PC DOS) Base	EEU-5008	U10540E

Other Documents

[Document Name	Document No.	
	Document Name	Japanese	English
*	SEMICONDUCTOR SELECTION GUIDE Products & Packages (CD-ROM)	X13769X	
	Semiconductor Device Mounting Technology Manual	C10535J	C10535E
*	Quality Grades on NEC Semiconductor Devices	C11531J	C11531E
	NEC Semiconductor Device Reliability/Quality Control System	C10983J	C10983E
	Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892J	C11892E
	Guide to Microcontroller-Related Products by Third Parties	U11416J	_

Caution The above related documents are subject to change without notice. For design purpose, etc., be sure to use the latest documents.

- NOTES FOR CMOS DEVICES -

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

NEC Electronics (Germany) GmbH

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

NEC Electronics (UK) Ltd. Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.l. Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99 NEC Electronics (Germany) GmbH Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A. Velizy-Villacoublay, France

Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A. Spain Office Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860

NEC Electronics (Germany) GmbH Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388 NEC Electronics Hong Kong Ltd. Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd. United Square, Singapore 1130 Tel: 65-253-8311 Fax: 65-250-3583

NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951

NEC do Brasil S.A.

Electron Devices Division Rodovia Presidente Dutra, Km 214 07210-902-Guarulhos-SP Brasil Tel: 55-11-6465-6810 Fax: 55-11-6465-6829

J99.1

MS-DOS is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries.

IBM DOS, PC/AT, and PC DOS are trademarks of IBM Corporation.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

- The information in this document is current as of June, 2000. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products
 developed based on a customer-designated "quality assurance program" for a specific application. The
 recommended applications of a semiconductor product depend on its quality grade, as indicated below.
 Customers must check the quality grade of each semiconductor product before using it in a particular
 application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).