



# mos integrated circuit $\mu PD75P3018$

# **4-BIT SINGLE-CHIP MICROCONTROLLER**

The  $\mu$ PD75P3018 replaces the  $\mu$ PD753017's internal mask ROM with a one-time PROM, and features expanded ROM capacity.

Because the µPD75P3018 supports programming by users, it is suitable for use in evaluations of systems in development stages using the µPD753012, 753016, or 753017, and for use in small-scale production.

The following document describes further details of the functions. Please make sure to read this document before starting design.

µPD753017 User's Manual : U11282E

#### FEATURES

- $\bigcirc$  Compatible with µPD753017
- Memory capacity:
  - PROM : 32768 x 8 bits
  - RAM : 1024 x 4 bits

 $\bigcirc$  Can operate in same power supply voltage as the mask version µPD753017

• VDD = 2.2 to 5.5 V

○ LCD controller/driver

# **ORDERING INFORMATION**

Part Number	PROM (× 8 bits)	
µPD75P3018GC-3B9	80-pin plastic QFP (14 x 14 mm, 0.65-mm pitch)	32768
µPD75P3018GK-BE9	80-pin plastic TQFP (fine pitch) (12 x 12 mm, 0.5-mm pitch)	32768

Caution Mask-option pull-up resistors are not provided in this device.

The information in this document is subject to change without notice.

# FUNCTION OUTLINE

	Item		Function				
Instruction executi	on time	<ul> <li>0.95, 1.91, 3.81, 15.3 μs (main system clock: at 4.19 MHz operation)</li> <li>0.67, 1.33, 2.67, 10.7 μs (main system clock: at 6.0 MHz operation)</li> <li>122 μs (subsystem clock: at 32.768 kHz operation)</li> </ul>					
Internal memory	PROM	32768 x 8 bits					
	RAM	1024 >	< 4 bits				
General-purpose r	General-purpose register		operation: $8 \times 4$ banks operation: $4 \times 4$ banks				
Input/output port	CMOS input	8	On-chip pull-up resistor connection can be specified by using software: 23				
	CMOS input/output	16					
	CMOS output	8	Also used for segment pins				
	N-ch open drain input/output	8	13-V breakdown voltage				
	Total	40					
LCD controller/driv	LCD controller/driver		nent number selection : 24/28/32 segments (can be changed to CMOS output port in 4 time-unit; max. 8) lay mode selection : Static 1/2 duty (1/2 bias) 1/3 duty (1/2 bias) 1/3 duty (1/3 bias) 1/4 duty (1/3 bias)				
Timer	Timer		<ul> <li>5 channels:</li> <li>8-bit timer/event counter: 3 channels (can be used for 16-bit timer/event counter)</li> <li>Basic interval timer/watchdog timer: 1 channel</li> <li>Watch timer: 1 channel</li> </ul>				
Serial interface		<ul> <li>3-wire serial I/O mode MSB or LSB can be selected for transferring top bit</li> <li>2-wire serial I/O mode</li> <li>SBI mode</li> </ul>					
Bit sequential buff	er (BSB)	16 bits					
Clock output (PCL	)	<ul> <li>Φ, 524, 262, 65.5 kHz (main system clock: at 4.19 MHz operation)</li> <li>Φ, 750, 375, 93.8 kHz (main system clock: at 6.0 MHz operation)</li> </ul>					
Buzzer output (BU	IZ)	<ul> <li>• 2, 4, 32 kHz (main system clock: at 4.19 MHz operation or subsystem clock: at 32.768 kHz operation)</li> <li>• 2.86, 5.72, 45.8 kHz (main system clock: at 6.0 MHz operation)</li> </ul>					
Vectored interrupt	S		rnal : 3 nal : 5				
Test input			rnal : 1 nal : 1				
System clock osci	llator	<ul> <li>Ceramic or crystal oscillator for main system clock oscillation</li> <li>Crystal oscillator for subsystem clock oscillation</li> </ul>					
Standby function		STOP	/HALT mode				
Power supply volta	age	Vdd =	2.2 to 5.5 V				
Package		<ul> <li>80-pin plastic QFP (14 x 14 mm)</li> <li>80-pin plastic TQFP (fine pitch) (12 x 12 mm)</li> </ul>					

# CONTENTS

1.	PIN CONFIGURATION (Top View)	4	
2.	BLOCK DIAGRAM	5	
3.	PIN FUNCTIONS	6	
	3.1 Port Pins	6	
	3.2 Non-port Pins	8	
	3.3 Pin Input/Output Circuits	10	
	3.4 Recommended Connection for Unused Pins	12	
4.	SWITCHING FUNCTION BETWEEN Mk I AND Mk II MODE	13	
	4.1 Difference between Mk I Mode and Mk II Mode	13	
	4.2 Setting of Stack Bank Selection Register (SBS)	14	
5.	DIFFERENCES BETWEEN µPD75P3018 AND µPD753012, 753016, AND 753017	15	
6.	MEMORY CONFIGURATION	16	
7.	INSTRUCTION SET	20	
8.	ONE-TIME PROM (PROGRAM MEMORY) WRITE AND VERIFY	30	
	8.1 Operation Modes for Program Memory Write/Verify	30	
	8.2 Program Memory Write Procedure	31	
	8.3 Program Memory Read Procedure	32	
	8.4 One-time PROM Screening	33	
9.	ELECTRICAL CHARACTERISTICS	34	*
10	. PACKAGE DRAWINGS	48	
11	. RECOMMENDED SOLDERING CONDITIONS	50	*
AF	PENDIX A μPD75316B, 753017 AND 75P3018 FUNCTION LIST	51	
AF	PENDIX B DEVELOPMENT TOOLS	53	
AF	PENDIX C RELATED DOCUMENTS	57	*

1. PIN CONFIGURATION (Top View) • 80-pin plastic QFP (14 × 14 mm) µPD75P3018GC-3B9 • 80-pin plastic TQFP (fine pitch) (12 × 12 mm) P73/KR7
 P72/KR6
 P71/KR5
 P70/KR4
 P70/KR4
 P63/KR3
 P62/KR2 → 0510 → 0510 → 0510 → 050 → 050 → 050 → 050 → 050 → 050 → 050 → 050 → 050 → 050 → 050 → 050 → 050 → 0510 → 0500 → 0500 → 0500 → 0500 → 0500 → 0500 → 0500 → 0500 → 0500 → 0500 → 0500 → 0500 → 0500 µPD75P3018GK-BE9 - P61/KR1 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 1 S12 -- P60/KR0 S13 - $^{2}$  O -- X2 59 S14 ○--- X1 3 58 S15 ⊶ -O VPP 4 57 S16 ○-5 - XT2 56 S17 -6 - XT1 55 S18 -7 54 -0 Vdd ► P33/MD3 S19 -8 53 ► P32/MD2 S20 -9 52 S21 ○-10 ► P31/SYNC/MD1 51 S22 -11 -0 P30/LCDCL/MD0 50 12 ► P23/BUZ S23 -49 S24/BP0 -13 ► P22/PCL/PTO2 48 S25/BP1 ○-14 47 ► P21/PTO1 S26/BP2 -46 ►○ P20/PTO0 15 -0 P13/TI0 45 S27/BP3 -16 -0 P12/INT2/TI1/TI2 S28/BP4 -44 17 S29/BP5 -43 -0 P11/INT1 18 S30/BP6 -19 42 --- P10/INT0 20 41 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 S31/BP7 -►○ P03/SI/SB1 P00/INT4 ----P01/SCK ----P02/S0/SB0 ----СОМ2 он СОМ3 он BIAS он VLca он VLca он COM1 -COM0 --

#### **PIN IDENTIFICATIONS**

P00-P03	: Port0	S0-31	: Segment Output 0-31
P10-P13	: Port1	COM0-3	: Common Output 0-3
P20-P23	: Port2	VLC0-2	: LCD Power Supply 0-2
P30-P33	: Port3	BIAS	: LCD Power Supply Bias Control
P40-P43	: Port4	LCDCL	: LCD Clock
P50-P53	: Port5	SYNC	: LCD Synchronization
P60-P63	: Port6	TI0-2	: Timer Input 0-2
P70-P73	: Port7	PTO0-2	: Programmable Timer Output 0-2
BP0-BP7	: Bit Port 0-7	BUZ	: Buzzer Clock
KR0-KR7	: Key Return 0-7	PCL	: Programmable Clock
SCK	: Serial Clock	INT0, 1, 4	: External Vectored Interrupt 0, 1, 4
SI	: Serial Input	INT2	: External Test Input 2
SO	: Serial Output	X1, 2	: Main System Clock Oscillation 1, 2
SB0, 1	: Serial Bus 0,1	XT1, 2	: Subsystem Clock Oscillation 1, 2
RESET	: Reset	Vpp	: Programming Power Supply
MD0-MD3	: Mode Selection 0-3	Vdd	: Positive Power Supply
D0-D7	: Data Bus 0-7	Vss	: Ground

## 2. BLOCK DIAGRAM



# 3. PIN FUNCTIONS

# 3.1 Port Pins (1/2)

Pin name	I/O	Shared by	Function	8-bit I/O	Status after reset	I/O circuit type Note 1
P00	Input	INT4	This is a 4-bit input port (PORT0). P01 to P03 are 3-bit pins for which an internal	_	Input	<b></b>
P01	I/O	SCK	pull-up resistor connection can be specified			<f>-A</f>
P02	I/O	SO/SB0	- by sonware.			<f>-B</f>
P03	I/O	SI/SB1				<m>-C</m>
P10	Input	INTO	This is a 4-bit input port (PORT1).	_	Input	<b>-C</b>
P11		INT1	These are 4-bit pins for which an internal pull-up resistor connection can be specified by software.			
P12	_	TI1/TI2/INT2	<ul> <li>INT0 includes noise elimination function.</li> </ul>			
P13		TIO				
P20	I/O	PTO0	This is a 4-bit I/O port (PORT2).	_	Input	E-B
P21		PTO1	These are 4-bit pins for which an internal pull-up resistor connection can be specified by software.			
P22	_	PCL/PTO2				
P23	_	BUZ				
P30	I/O	LCDCL/MD0	This is a programmable 4-bit I/O port (PORT3).	_	Input	E-B
P31	_	SYNC/MD1	Input and output in single-bit units can be specified. When set for 4-bit units, an internal pull-up resistor			
P32	_	MD2	<ul> <li>connection can be specified by software.</li> </ul>			
P33	_	MD3				
P40 Note 2	I/O	D0	This is an N-ch open-drain 4-bit I/O port (PORT4).	š	High	M-E
P41 Note 2	_	D1	When set to open-drain, voltage is 13 V. Also functions as data I/O pin (lower 4 bits)		impedance	
P42 Note 2	_	D2	for program memory (PROM) write/verify.			
P43 Note 2	_	D3				
P50 Note 2	I/O	D4	This is an N-ch open-drain 4-bit I/O port (PORT5).		High	M-E
P51 Note 2	-	D5	When set to open-drain, voltage is 13 V. Also functions as data I/O pin (upper 4 bits)		impedance	
P52 Note 2	-	D6	for program memory (PROM) write/verify.			
P53 Note 2	-	D7	1			

Notes 1. Circuit types enclosed in brackets indicate Schmitt trigger input.

2. Low-level input leakage current increases when input instructions or bit manipulation instructions are executed.

\*

# 3.1 Port Pins (2/2)

Pin name	I/O	Shared by	Function	8-bit I/O	Status after reset	I/O circuit type Note 1
P60	I/O	KR0	This is a programmable 4-bit I/O port (PORT6). Input and output in single-bit units can be specified.	Š	Input	<f>-A</f>
P61		KR1	When set for 4-bit units, an internal pull-up resistor connection can be specified by software.			
P62		KR2	connection can be specified by software.			
P63		KR3				
P70	I/O	KR4	This is a 4-bit I/O port (PORT7). When set for 4-bit units, an internal pull-up resistor		Input	<f>-A</f>
P71		KR5	connection can be specified by software.			
P72		KR6				
P73		KR7				
BP0	Output	S24	1-bit I/O port (BIT PORT). These pins are also used	_	Note 2	H-A
BP1		S25	as segment output pin.			
BP2		S26				
BP3		S27				
BP4	Output	S28				
BP5		S29				
BP6		S30				
BP7		S31				

Notes 1. Circuit types enclosed in brackets indicate Schmitt trigger input.

- 2. VLC1 is selected as the input source for BP0 to BP7. The output level varies depending on the external circuit for BP0 to BP7 and VLC1.
- **Example:** As shown below, BP0 to BP7 are mutually connected via the  $\mu$ PD75P3018, so the output levels of BP0 to BP7 are determined by the sizes of R<sub>1</sub>, R<sub>2</sub>, and R<sub>3</sub>.



# 3.2 Non-port Pins (1/2)

Pin name	I/O	Shared by	Function	Status after reset	I/O circuit type <sup>Note</sup>		
TIO	Input	P13	External event pulse input to timer/even	t counter	Input	<b>-C</b>	
TI1, TI2	Input	P12/INT2	-				
PTO0	I/O	P20	Timer/event counter output		Input	E-B	
PTO1		P21					
PTO2		P22					
PCL	Output	P22	Clock output		Input	E-B	
BUZ	I/O	P23	Frequency output (for buzzer or system	clock trimming)	Input	E-B	
SCK	I/O	P01	Serial clock I/O		Input	<f>-A</f>	
SO/SB0	I/O	P02	Serial data output Serial data bus I/O		Input	<f>-B</f>	
SI/SB1	I/O	P03	Serial data input Serial data bus I/O				
INT4	Input	P00	Edge detection vectored interrupt input (valid for detecting both rising and falling	Edge detection vectored interrupt input (valid for detecting both rising and falling edges)		<b></b>	
INT0	Input	P10	Edge detection vectored interrupt input (detected edge is selectable)			<b>-C</b>	
INT1		P11		Asynch			
INT2	Input	P12/TI1/TI2	Rising edge detection test input	Asynch	Input	<b>-C</b>	
KR0-KR3	I/O	P60-P63	Parallel falling edge detection test input		Input	<f>-A</f>	
KR4-KR7	I/O	P70-P73	Parallel falling edge detection test input		Input	<f>-A</f>	
X1	Input	_	clock. If using an external clock, input t	Ceramic/crystal oscillation circuit connection for main system clock. If using an external clock, input to X1 and input			
X2			inverted phase to X2.				
XT1	Input	—	Crystal oscillation circuit connection for If using an external clock, input to XT1 a		—	_	
XT2	_		phase to XT2. XT1 can be used as a 1-				
RESET	Input	_	System reset input		—	<b></b>	
MD0	I/O	P30/LCDCL	Mode selection for program memory (P	ROM) write/verify	Input	E-B	
MD1		P31/SYNC					
MD2, MD3		P32, P33	_				
D0-D3	I/O	P40-P43	Data bus for program memory (PROM)	Data bus for program memory (PROM) write/verify		M-E	
D4-D7		P50-P53					
Vpp	_	_	(PROM) write/verify.	For normal operation, connect directly to VDD.			
Vdd	_	_	Positive power supply		_	_	
Vss	_		Ground		_		

Note Circuit types enclosed in brackets indicate Schmitt trigger input.

# 3.2 Non-port Pins (2/2)

Pin name	I/O	Shared by	Function	Status after reset	I/O circuit type
S0-S23	Output	—	Segment signal output	Note 1	G-A
S24-S31	Output	BP0-BP7	Segment signal output	Note 1	H-A
COM0-COM3	Output	—	Common signal output	Note 1	G-B
VLC0-VLC2	—	—	Power source for LCD driver	_	_
BIAS	Output	—	Output for external split resistor cut	High impedance	—
LCDCL <sup>Note 2</sup>	I/O	P30	Clock output for driving external expansion driver	Input	E-B
SYNC <sup>Note 2</sup>	I/O	P31	Clock output for synchronization of external expansion driver	Input	E-B

**Notes 1.** The V<sub>LCX</sub> (X = 0, 1, 2) shown below are selected as the input source for the display outputs. S0-S31: V<sub>LC1</sub>, COM0-COM2: V<sub>LC2</sub>, COM3: V<sub>LC0</sub>

2. These pins are provided for future system expansion. Currently, only P30 and P31 are used.

#### 3.3 Pin Input/Output Circuits

The input/output circuits for the  $\mu$ PD75P3018's pins are shown in abbreviated form below.





#### 3.4 Recommended Connection for Unused Pins

Pin	Recommended connection
P00/INT4	Connect to Vss or Vod
P01/SCK	Connect to Vss or Vbb
P02/SO/SB0	
P03/SI/SB1	Connect to Vss
P10/INT0, P11/INT1	Connect to Vss or Vod
P12/TI1/TI2/INT2	
P13/TI0	
P20/PTO0	Input status :connect to Vss or Vpp through
P21/PTO1	individual resistor
P22/PTO2/PCL	Output status :open
P23/BUZ	
P30/LCDCL/MD0	
P31/SYNC/MD1	
P32/MD2, P33/MD3	
P40-P43	
P50-P53	
P60/KR0-P63/KR3	_
P70/KR4-P73/KR7	-
S0-S23	Open
S24/BP0-S31/BP7	
COM0-COM3	
VLC0-VLC2	Connect to Vss
BIAS	Connect to Vss only when VLC0 to VLC2 are allnot used. In other cases, leave open.
XT1 Note	Connect to Vss
XT2 Note	Open

**Note** When subsystem clock is not used, specify SOS.0 = 1 (indicates that internal feedback resistor is disconnected).

12

#### 4. SWITCHING FUNCTION BETWEEN Mk I AND Mk II MODE

Setting a stack bank selection (SBS) register for the  $\mu$ PD75P3018 enables the program memory to be switched between Mk I mode and Mk II mode. This function is applicable when using the  $\mu$ PD75P3018 to evaluate the  $\mu$ PD753012, 753016, or 753017.

When the SBS bit 3 is set to 1 : sets Mk I mode (supports Mk I mode for µPD753012, 753016, and 753017) When the SBS bit 3 is set to 0 : sets Mk II mode (supports Mk II mode for µPD753012, 753016, and 753017)

#### 4.1 Difference between Mk I Mode and Mk II Mode

Table 4-1 lists points of difference between the Mk I mode and the Mk II mode for the µPD75P3018.

	Item	Mk I Mode	Mk II Mode			
Program counter		PC13-0 PC14 is fixed at 0	PC14-0			
Program memory (bytes)		16384	32768			
Data memory (bits)		1024 x 4				
Stack Stack bank		Selectable via memory banks 0 to 3				
	No. of stack bytes	2 bytes	3 bytes			
Instruction	BRA !addr1 instruction	Use disabled	Use enabled			
	CALLA !addr1 instruction					
Instruction	CALL laddr instruction	3 machine cycles	4 machine cycles			
execution time	CALLF !faddr instruction	2 machine cycles	3 machine cycles			
Supported mas	k ROMs	When set to Mk I mode: µPD753012, 753016, and 753017	When set to Mk II mode: µPD753012, 753016, and 753017			

#### Table 4-1. Difference between Mk I Mode and Mk II Mode

Caution The Mk II mode supports a program area exceeding 16 Kbytes for the 75X and 75XL series. Therefore, this mode is effective for enhancing software compatibility with products that have a program area of more than 16 Kbytes.

With regard to the number of stack bytes during execution of subroutine call instructions, the usable area increases by 1 byte per stack compared to the Mk I mode when the Mk II mode is selected. However, when the CALL laddr and CALLF lfaddr instructions are used, the machine cycle becomes longer by 1 machine cycle. Therefore, if more emphasis is placed on RAM use efficiency and processing performance than on software compatibility, the Mk I mode should be used. \*

#### 4.2 Setting of Stack Bank Selection Register (SBS)

Use the stack bank selection register to switch between Mk I mode and Mk II mode. **Figure 4-1** shows the format for doing this.

The stack bank selection register is set using a 4-bit memory manipulation instruction. When using the Mk I mode, be sure to initialize the stack bank selection register to 10XXB<sup>Note</sup> at the beginning of the program. When using the Mk II mode, be sure to initialize it to 00XXB<sup>Note</sup>.

Note Set the desired value for XX.



Figure 4-1. Format of Stack Bank Selection Register

- Cautions 1. SBS3 is set to "1" after RESET input, and consequently the CPU operates in Mk I mode. When using instructions for Mk II mode, set SBS3 to "0" and set Mk II mode before using the instructions.
  - 2. When using Mk II mode, execute a subroutine call instruction and an interrupt instruction after RESET input and after setting the stack bank selection register.

#### 5. DIFFERENCES BETWEEN µPD75P3018 AND µPD753012, 753016, AND 753017

The  $\mu$ PD75P3018 replaces the internal mask ROM in the  $\mu$ PD753012, 753016, and 753017 with a one-time PROM and features expanded ROM capacity. The  $\mu$ PD75P3018's Mk I mode supports the Mk I mode in the  $\mu$ PD753012, 753016, and 753017 and the  $\mu$ PD75P3018's Mk II mode supports the Mk II mode in the  $\mu$ PD753012, 753016, and 753017. **Table 5-1** lists differences among the  $\mu$ PD75P3018 and the  $\mu$ PD753012, 753016, and 753017. Be sure to check the differences among these products before using them with PROMs for debugging or prototype testing of application systems or, later, when using them with a mask ROM for full-scale production.

For the CPU functions and internal hardwares, refer to µPD753017 User's Manual (U11282E).

ltem		μPD753012 μPD753016		µPD753017	µPD75P3018	
Program counter		14 bits		15 bits		
Program memory (bytes)		Mask ROM			One-time PROM	
	During Mk I mode	12288	16384	16384	16384	
	During Mk II mode	12288	16384	24576	32768	
Data memory (x 4	bits)	1024				
Mask options	Pull-up resistor for PORT4 and PORT5	Yes (Can be specif	No (Cannot incorporate)			
	LCD split resistor					
	Feed back resistor for subsystem clock	Yes (Can be specif incorporate or not)	ter whether to	No (Cannot incorporate		
	Wait time during RESET	Yes (Can be specif	x) <sup>Note</sup>	No (Fixed at 2 <sup>15</sup> /fx) Note		
Pin configuration	Pin Nos. 29 to 32	P40 to P43	P40/D0 to P4			
	Pin Nos. 34 to 37	P50 to P53			P50/D4 to P53/D7	
	Pin No. 50	P30/LCDCL			P30/LCDCL/MD0	
	Pin No. 51	P31/SYNC		P31/SYNC/MD1		
	Pin Nos. 52 and 53	P32, P33		P32/MD2, P33/MD3		
	Pin No. 57	IC		Vpp		
Other		Noise resistance and noise radiation may differ due to the different circuit sizes and mask layouts.				

Table 5-1. Differences between  $\mu$ PD75P3018 and  $\mu$ PD753012, 753016, and 753017

Note For  $2^{17}$ /fx, during 6.0 MHz operation is 21.8 ms, and during 4.19 operation is 31.3 ms.

For 215/fx, during 6.0 MHz operation is 5.46 ms, and during 4.19 operation is 7.81 ms.

Caution Noise resistance and noise radiation are different in PROM and mask ROMs. In transferring to mask ROM versions from the PROM version in a processe between prototype development and full production, be sure to fully evaluate the mask ROM version's CS (not ES).

# 6. MEMORY CONFIGURATION

#### 6.1 Program Counter (PC) ... 15 bits

This is a 15-bit binary counter that stores program memory address data.

Bit 15 is valid during Mk II mode. But PC14 is fixed at zero during Mk I mode, and the lower 14 bits are all valid.

#### Figure 6-1. Configuration of Program Counter

PC14	PC13	PC12	PC11	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	РС
Fixed at Mk I mo	t zero du ode	ring	-									-			

#### 6.2 Program Memory (PROM) ... 32768 x 8 bits

The program memory consists of 32768 x 8-bit one-time PROM. The program memory address can be selected as shown below by setting the stack bank selection (SBS) register.

	Mk I mode	Mk II mode		
Usable address	0000H to 3FFFH	0000H to 7FFFH		

Figures 6-2 and 6-3 show the addressing ranges for the program memory and branch instruction and the subroutine call instruction, during Mk I and Mk II modes.



Figure 6-2. Program Memory Map (Mk I mode)

**Remark** For instructions other than those noted above, the BR PCDE and BR PCXA instructions can be used to branch to addresses with changes in the PC's lower 8 bits only.

	_		Figure 6-3. Program Mem	ory Map (I	Mk II mode)			
	7	6	5 0					
0000H	MBE	RBE	Internal reset start address (upper 6 bits)					
			Internal reset start address (lower 8 bits)					
0002H	MBE	RBE	INTBT/INT4 start address (upper 6 bits)					
			INTBT/INT4 start address (lower 8 bits)		LLF struction			
0004H	MBE	RBE	INT0 start address (upper 6 bits)		iddress			dresses for instructions
			INT0 start address (lower 8 bits)				• BR	BCDE BCXA
0006H	MBE	RBE	INT1 start address (upper 6 bits)				• BRA	!addr1
			INT1 start address (lower 8 bits)				• CALL/	A !addr1
0008H	MBE	RBE	INTCSI start address (upper 6 bits)				BR \$addr1	instruction
			INTCSI start address (lower 8 bits)				relative brar	nch address
000AH	MBE	RBE	INTT0 start address (upper 6 bits)					to –1, +16)
			INTT0 start address (lower 8 bits)		!caddr in	CB struction		
000CH	MBE	RBE	INTT1, INTT2 start address (upper 6 bits)		branch a	address		
			INTT1, INTT2 start address (lower 8 bits)					
	Ĕ		~ ~	Ĕ				
0020H							R struction	
007FH		Ref	erence table for GETI instruction			branch a	address	
0080H							ALL struction	
ິ 07FFH	Ĕ		2	Ę			address	
0800H					<u> </u>		ch/call	
ິ 0FFFH	Ĕ		2	Ě			ress GETI	
1000H					BR	CB		
1FFFH	Ě		2	Ě	lcaddr in branch a	struction address		
2000H					BR	СВ		
م 2FFFH	Ě		7			struction address		
3000H					BR	СВ		
3FFFH	Ě		2			struction address		
4000H					BR	СВ	<u> </u>	
≈ 4FFFH	È		7	¥	lcaddr in	struction		
5000H					BR	СВ		
≈ 5FFFH	Ę		2	t i i i i i i i i i i i i i i i i i i i	lcaddr in	struction address		
6000H					BR	СВ		
ິ 6FFFH	r F		7		!caddr in	struction		
7000H					RD	СВ		
유 카드드드나	Ę		7		lcaddr in	struction		
7FFFH				1		1		*

Figure 6-3. Program Memory Map (Mk II mode)

# Caution To allow the vectored interrupt's 14-bit start address (noted above), set the address within a 16-K area (0000H to 3FFFH).

Remark For instructions other than those noted above, the BR PCDE and BR PCXA instructions can be used to branch to addresses with changes in the PC's lower 8 bits only.

#### 6.3 Data Memory (RAM) ... 1024 x 4 bits

Figure 6-4 shows the data memory configuration.

Data memory consists of a data area and a peripheral hardware area. The data area consists of 1024 x 4-bit static RAM.



#### Figure 6-4. Data Memory Map

Note Memory bank 0, 1, 2, or 3 can be selected as the stack area.

## 7. INSTRUCTION SET

#### (1) Representation and coding formats for operands

In the instruction's operand area, use the following coding format to describe operands corresponding to the instruction's operand representations (for further description, see the **RA75X Assembler Package User's Manual –Language (EEU-1363)**). When there are several codes, select and use just one. Codes that consist of upper-case letters and + or – symbols are key words that should be entered as they are.

For immediate data, enter an appropriate numerical value or label.

Enter register flag symbols as label descriptors instead of mem, fmem, pmem, bit, etc. (For details, refer to the **User's Manual**). The number of labels that can be entered for fmem and pmem are restricted.

Representation	Coding format
reg	X, A, B, C, D, E, H, L
reg1	X, B, C, D, E, H, L
rp	XA, BC, DE, HL
rp1	BC, DE, HL
rp2	BC, DE
rp'	XA, BC, DE, HL, XA', BC', DE', HL'
rp'1	BC, DE, HL, XA', BC', DE', HL'
rpa	HL, HL+, HL–, DE, DL
rpa1	DE, DL
n4	4-bit immediate data or label
n8	8-bit immediate data or label
mem	8-bit immediate data or label <sup>Note</sup>
bit	2-bit immediate data or label
fmem	FB0H-FBFH, FF0H-FFFH immediate data or label
pmem	FC0H-FFFH immediate data or label
addr	0000H-3FFFH immediate data or label (Mk I mode and Mk II mode)
addr1	0000H-7FFFH immediate data or label (Mk II mode only)
caddr	12-bit immediate data or label
faddr	11-bit immediate data or label
taddr	20H-7FH immediate data (however, bit0 = 0) or label
PORTn	PORT0-PORT7
IEXXX	IEBT, IECSI, IET0, IET1, IET2, IE0-IE2, IE4, IEW
RBn	RB0-RB3
MBn	MB0-MB3, MB15

Note When processing 8-bit data, only even-numbered addresses can be specified.

(2) Operati	on legend
A	: A register; 4-bit accumulator
В	: B register
С	: C register
D	: D register
Е	: E register
Н	: H register
L	: L register
Х	: X register
XA	: Register pair (XA); 8-bit accumulator
BC	: Register pair (BC)
DE	: Register pair (DE)
HL	: Register pair (HL)
XA'	: Expansion register pair (XA')
BC'	: Expansion register pair (BC')
DE'	: Expansion register pair (DE')
HL'	: Expansion register pair (HL')
PC	: Program counter
SP	: Stack pointer
CY	: Carry flag; bit accumulator
PSW	: Program status word
MBE	: Memory bank enable flag
RBE	: Register bank enable flag
PORTn	: Port n (n = 0 to 7)
IME	: Interrupt master enable flag
IPS	: Interrupt priority selection register
IEXXX	: Interrupt enable flag
RBS	: Register bank selection register
MBS	: Memory bank selection register
PCC	: Processor clock control register
•	: Delimiter for address and bit
(XX)	: Addressed data
XXH	: Hexadecimal data

#### (3) Description of symbols used in addressing area

		<b>A</b>
*1	MB = MBE • MBS	
-	MBS = 0-3, 15	
*2	MB = 0	
*3	MBE = 0 : MB = 0 (000H-07FH)	
	MB = 15 (F80H-FFFH)	Data memory addressing
	MBE = 1 : MB = MBS	
	MBS = 0-3, 15	
*4	MB = 15, fmem = FB0H-FBFH, FF0H-FFFH	
*5	MB = 15, pmem = FC0H-FFFH	L L
*6	addr = 0000H-3FFFH	A
*7	addr, addr1 = (Current PC) –15 to (Current PC) –1	
	(Current PC) +2 to (Current PC) +16	
*8	caddr = 0000H-0FFFH (PC14, 13, 12 = 000B: Mk I or Mk II mode) or	
	1000H-1FFFH (PC14, 13, 12 = 001B: Mk I or Mk II mode) or	
	2000H-2FFFH (PC14, 13, 12 = 010B: Mk I or Mk II mode) or	
	3000H-3FFFH (PC14, 13, 12 = 011B: Mk I or Mk II mode) or	<b>D</b>
	4000H-4FFFH (PC14, 13, 12 = 100B: Mk II mode) or	Program memory addressing
	5000H-5FFFH (PC14, 13, 12 = 101B: Mk II mode) or	
	6000H-6FFFH (PC14, 13, 12 = 110B: Mk II mode) or	
	7000H-7F7FH (PC14, 13, 12 = 111B: Mk II mode)	
*9	faddr = 0000H-07FFH	
*10	taddr = 0020H-007FH	
*11	addr1 = 0000H-7FFFH (Mk II mode only)	↓ ↓

Remarks 1. MB indicates access-enabled memory banks.

- **2.** In area \*2, MB = 0 for both MBE and MBS.
- **3.** In areas \*4 and \*5, MB = 15 for both MBE and MBS.
- 4. Areas \*6 to \*11 indicate corresponding address-enabled areas.

#### (4) Description of machine cycles

S indicates the number of machine cycles required for skipping of skip-specified instructions. The value of S varies as shown below.

- No skip ...... S = 0
- Skipped instruction is 1-byte or 2-byte instruction .... S = 1

Note 3-byte instructions: BR !addr, BRA !addr1, CALL !addr, CALLA !addr1

#### Caution The GETI instruction is skipped for one machine cycle.

One machine cycle equals one cycle (= tcy) of the CPU clock  $\Phi$ . Use the PCC setting to select among four cycle times.

Instruction group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Transfer	MOV	A, #n4	1	1	A<-n4		String-effect A
		reg1, #n4	2	2	reg1<-n4		
		XA, #n8	2	2	XA<-n8		String-effect A
		HL, #n8	2	2	HL<-n8		String-effect B
		rp2, #n8	2	2	rp2<-n8		
		A, @HL	1	1	A<-(HL)	*1	
		A, @HL+	1	2+S	A<-(HL), then L<-L+1	*1	L=0
		A, @HL–	1	2+S	A<-(HL), then L<-L–1	*1	L=FH
		A, @rpa1	1	1	A<-(rpa1)	*2	
		XA, @HL	2	2	XA<-(HL)	*1	
		@HL, A	1	1	(HL)<-A	*1	
		@HL, XA	2	2	(HL)<-XA	*1	
		A, mem	2	2	A<-(mem)	*3	
		XA, mem	2	2	XA<-(mem)	*3	
		mem, A	2	2	(mem)<-A	*3	
		mem, XA	2	2	(mem)<-XA	*3	
		A, reg1	2	2	A<-reg1		
		XA, rp'	2	2	XA<-rp'		
		reg1, A	2	2	reg1<-A		
		rp'1, XA	2	2	rp'1<-XA		
	ХСН	A, @HL	1	1	A<->(HL)	*1	
		A, @HL+	1	2+S	A<->(HL), then L<-L+1	*1	L=0
		A, @HL–	1	2+S	A<->(HL), then L<-L–1	*1	L=FH
		A, @rpa1	1	1	A<->(rpa1)	*2	
		XA, @HL	2	2	XA<->(HL)	*1	
		A, mem	2	2	A<->(mem)	*3	
		XA, mem	2	2	XA<->(mem)	*3	
		A, reg1	1	1	A<->reg1		
		XA, rp'	2	2	XA<->rp'		
Fable	MOVT	XA, @PCDE	1	3	ХА<-(РС13-8+DЕ)ком		
eference		XA, @PCXA	1	3	ХА<-(РС13-8+ХА)ком		
		XA, @BCDE	1	3	XA<-(BCDE)ROM Note	*11	
		XA, @BCXA	1	3	XA<-(BCXA)ROM Note	*11	

**Note** Only the lower 3 bits in the B register are valid.

Instruction group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Bit transfer	MOV1	CY, fmem.bit	2	2	CY<-(fmem.bit)	*4	
		CY, pmem.@L	2	2	CY<-(pmem7-2+L3-2.bit(L1-0))	*5	
		CY, @H+mem.bit	2	2	CY<-(H+mem3-0.bit)	*1	
		fmem.bit, CY	2	2	(fmem.bit)<-CY	*4	
		pmem.@L, CY	2	2	(pmem7-2+L3-2.bit(L1-0))<-CY	*5	
		@H+mem.bit, CY	2	2	(H+mem3-0.bit)<-CY	*1	
Arithmetic	ADDS	A, #n4	1	1+S	A<-A+n4		carry
		XA, #n8	2	2+S	XA<-XA+n8		carry
		A, @HL	1	1+S	A<-A+(HL)	*1	carry
		XA, rp'	2	2+S	XA<-XA+rp'		carry
		rp'1, XA	2	2+S	rp'1<-rp'1+XA		carry
	ADDC	A, @HL	1	1	A, CY<-A+(HL)+CY	*1	
		XA, rp'	2	2	XA, CY<-XA+rp'+CY		
SU		rp'1, XA	2	2	rp'1, CY<-rp'1+XA+CY		
	SUBS	A, @HL	1	1+S	A<-A-(HL)	*1	borrow
		XA, rp'	2	2+S	XA<-XA–rp'		borrow
		rp'1, XA	2	2+S	rp'1<-rp'1-XA		borrow
	SUBC	A, @HL	1	1	A, CY<-A–(HL)–CY	*1	
		XA, rp'	2	2	XA, CY<-XA–rp'–CY		
		rp'1, XA	2	2	rp'1, CY<-rp'1–XA–CY		
	AND	A, #n4	2	2	A<-Ann4		
		A, @HL	1	1	A<-An(HL)	*1	
		XA, rp'	2	2	XA<-XA^rp'		
		rp'1, XA	2	2	rp'1<-rp'1∧XA		
	OR	A, #n4	2	2	A<-Avn4		
		A, @HL	1	1	A<-Av(HL)	*1	
		XA, rp'	2	2	XA<-XAvrp'		
		rp'1, XA	2	2	rp'1<-rp'1vXA		
	XOR	A, #n4	2	2	A<-A <del>v</del> n4		
		A, @HL	1	1	A<-A <del>v</del> (HL)	*1	
		XA, rp'	2	2	XA<-XA <del>v</del> rp'		
		rp'1, XA	2	2	rp'1<-rp'1 <del>v</del> XA		
Accumulator	RORC	A	1	1	CY<-A0, A3<-CY, An-1<-An		
manipulation	NOT	A	2	2	A<-Ā		
Increment/	INCS	reg	1	1+S	reg<-reg+1		reg=0
decrement		rp1	1	1+S	rp1<-rp1+1		rp1=00H
		@HL	2	2+S	(HL)<-(HL)+1	*1	(HL)=0
		mem	2	2+S	(mem)<-(mem)+1	*3	(mem)=0
	DECS	reg	1	1+S	reg<-reg-1		reg=FH
		rp'	2	2+S	rp'<-rp'–1		rp'=FFH

\_\_\_\_\_

Instruction group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Comparison	SKE	reg, #n4	2	2+S	Skip if reg=n4		reg=n4
		@HL, #n4	2	2+S	Skip if (HL)=n4	*1	(HL)=n4
		A, @HL	1	1+S	Skip if A=(HL)	*1	A=(HL)
		XA, @HL	2	2+S	Skip if XA=(HL)	*1	XA=(HL)
		A, reg	2	2+S	Skip if A=reg		A=reg
		XA, rp'	2	2+S	Skip if XA=rp'		XA=rp'
Carry flag	SET1	CY	1	1	CY<-1		
manipulation	CLR1	CY	1	1	CY<-0		
	SKT	CY	1	1+S	Skip if CY=1		CY=1
	NOT1	CY	1	1	CY<-CY		
Memory bit	SET1	mem.bit	2	2	(mem.bit)<-1	*3	
manipulation		fmem.bit	2	2	(fmem.bit)<-1	*4	
		pmem.@L	2	2	(pmem7-2+L3-2.bit(L1-0))<-1	*5	
		@H+mem.bit	2	2	(H+mem <sub>3-0</sub> .bit)<-1	*1	
	CLR1	mem.bit	2	2	(mem.bit)<-0	*3	
		fmem.bit	2	2	(fmem.bit)<-0	*4	
		pmem.@L	2	2	(pmem7-2+L3-2.bit(L1-0))<-0	*5	
		@H+mem.bit	2	2	(H+mem <sub>3-0</sub> .bit)<-0	*1	
	SKT	mem.bit	2	2+S	Skip if(mem.bit)=1	*3	(mem.bit)=1
		fmem.bit	2	2+S	Skip if(fmem.bit)=1	*4	(fmem.bit)=1
		pmem.@L	2	2+S	Skip if(pmem7-2+L3-2.bit(L1-0))=1	*5	(pmem.@L)=1
		@H+mem.bit	2	2+S	Skip if(H+mem₃-o.bit)=1	*1	(@H+mem.bit)=1
	SKF	mem.bit	2	2+S	Skip if(mem.bit)=0	*3	(mem.bit)=0
		fmem.bit	2	2+S	Skip if(fmem.bit)=0	*4	(fmem.bit)=0
		pmem.@L	2	2+S	Skip if(pmem7-2+L3-2.bit(L1-0))=0	*5	(pmem.@L)=0
		@H+mem.bit	2	2+S	Skip if(H+mem3-0.bit)=0	*1	(@H+mem.bit)=0
	SKTCLR	fmem.bit	2	2+S	Skip if(fmem.bit)=1 and clear	*4	(fmem.bit)=1
		pmem.@L	2	2+S	Skip if(pmem7-2+L3-2.bit (L1-0))=1 and clear	*5	(pmem.@L)=1
		@H+mem.bit	2	2+S	Skip if(H+mem3-0.bit)=1 and clear	*1	(@H+mem.bit)=1
	AND1	CY, fmem.bit	2	2	CY<-CY∧(fmem.bit)	*4	
		CY, pmem.@L	2	2	CY<-CY^(pmem7-2+L3-2.bit(L1-0))	*5	
		CY, @H+mem.bit	2	2	CY<-CY <sub>(</sub> H+mem <sub>3-0</sub> .bit)	*1	
	OR1	CY, fmem.bit	2	2	CY<-CYv(fmem.bit)	*4	
		CY, pmem.@L	2	2	CY<-CYv(pmem7-2+L3-2.bit(L1-0))	*5	
		CY, @H+mem.bit	2	2	CY<-CYv(H+mem3-0.bit)	*1	
	XOR1	CY, fmem.bit	2	2	CY<-CY+ (fmem.bit)	*4	
		CY, pmem.@L	2	2	CY<-CY <del>v</del> (pmem7-2+L3-2.bit(L1-0))	*5	
		CY, @H+mem.bit		2	CY<-CY <del>√</del> (H+mem₃-₀.bit)	*1	

N	EC

Instruction group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Branch BR Note 1	addr	_	_	PC14<-0, PC13-0<-addr Use the assembler to select the most appropriate instruction among the following. • BR !addr • BRCB !caddr • BR \$addr	*6		
		addr1	-	_	PC14-o<-addr1 Use the assembler to select the most appropriate instruction among the following. • BRA !addr1 • BR !addr • BRCB !caddr • BR \$addr1	*11	
	!addr	3	3	PC14<-0, PC13-0<-addr	*6		
		\$addr	1	2	PC14<-0, PC13-0<-addr	*7	
		\$addr1	1	2	PC14<-0, PC13-0<-addr1		
					PC14-0<-addr1		
		PCDE	2	3	PC14<-0, PC13-0<-PC13-8+DE		
					PC14-0<-PC14-8+DE		
		PCXA	2	3	PC14<-0, PC13-0<-PC13-8+XA		
					PC14-0<-PC14-8+XA		
		BCDE	2	3	PC14<-0, PC13-0<-BCDE Note 2	*11	
					PC14-0<-BCDE Note 2		
		BCXA	2	3	PC14<-0, PC13-0<-BCXA Note 2	*11	
					PC14-0<-BCXA Note 2		
	BRA Note 1	!addr1	3	3	PC14-0<-addr1	*11	
	BRCB	!caddr	2	2	PC14<-0, PC13-0<-PC13, 12+caddr11-0	*8	
					PC14-0<-PC14, 13, 12+caddr11-0		

Notes 1. Shaded areas indicate support for Mk II mode only.

2. The only following bits are valid in the B register.

For Mk I mode : Lower 2 bits

For Mk II mode : Lower 3 bits

Instruction group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Subroutine	CALLA Note	!addr1	3	3	(SP-5)<-0, PC14-12	*11	
stack control					(SP-6)(SP-3)(SP-4)<-PC11-0		
					(SP–2)<-X, X, MBE, RBE		
					PC14-0<-addr1, SP<-SP-6		
	CALL <sup>Note</sup>	!addr	3	3	(SP-4)(SP-1)(SP-2)<-PC11-0	*6	
					(SP–3)<-MBE, RBE, PC13, 12		
					PC14<-0, PC13-0<-addr, SP<-SP-4		
				4	(SP–5)<-0, PC14-12		
					(SP-6)(SP-3)(SP-4)<-PC11-0		
					(SP–2)<-X, X, MBE, RBE		
					PC14<-0, PC13-0<-addr, SP<-SP-6		
	CALLF Note	!faddr	2	2	(SP-4)(SP-1)(SP-2)<-PC11-0	*9	
					(SP–3)<-MBE, RBE, PC13, 12		
					PC14<-0, PC13-0<-000+faddr, SP<-SP-4		
				3	(SP-5)<-0, PC14-12		
					(SP-6)(SP-3)(SP-4)<-PC11-0		
					(SP–2)<-X, X, MBE, RBE		
 ٦					PC14-0<-0000+faddr, SP<-SP-6		
			1	3	MBE, RBE, PC13, 12<-(SP+1)		
					PC11-0<-(SP)(SP+3)(SP+2)		
					PC14<-0, SP<-SP+4		
					X, X, MBE, RBE<-(SP+4)		
					0, PC14-12<-(SP+1)		
					PC11-0<-(SP)(SP+3)(SP+2)		
					SP<-SP+6		
	RETS Note		1	3+S	MBE, RBE, PC13, 12<-(SP+1)		Unconditional
					PC11-0<-(SP)(SP+3)(SP+2)		
					PC14<-0, SP<-SP+4		
					then skip unconditionally		
					X, X, MBE, RBE<-(SP+4)		
					0, PC14-12<-(SP+1)		
					PC11-0<-(SP)(SP+3)(SP+2)		
					SP<-SP+6		
					then skip unconditionally		
	RETI Note		1	3	PC13, 12<-(SP+1)1, 0, PC14<-0		
					PC11-0<-(SP)(SP+3)(SP+2)		
					PSW<-(SP+4)(SP+5), SP<-SP+6		
					0, PC14-12<-(SP+1)		
					PC11-0<-(SP)(SP+3)(SP+2)		
					PSW<-(SP+4)(SP+5), SP<-SP+6		



Instruction group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Subroutine	PUSH	rp	1	1	(SP-1)(SP-2)<-rp, SP<-SP-2		
stack control		BS	2	2	(SP-1)<-MBS, (SP-2)<-RBS, SP<-SP-2		
	POP	rp	1	1	rp<-(SP+1)(SP), SP<-SP+2		
		BS	2	2	MBS<-(SP+1), RBS<-(SP), SP<-SP+2		
Interrupt	EI		2	2	IME(IPS.3)<-1		
control		IEXXX	2	2	IEXXX<-1		
	DI		2	2	IME(IPS.3)<-0		
		IEXXX	2	2	IEXXX<-0		
I/O	IN Note 1	A, PORTn	2	2	A<-PORTn (n=0-7)		
		XA, PORTn	2	2	XA<-PORTn+1, PORTn (n=4, 6)		
	OUT Note 1	PORTn, A	2	2	PORTn<-A (n=2-7)		
		PORTn, XA	2	2	PORTn+1, PORTn<-XA (n=4, 6)		
CPU control	HALT		2	2	Set HALT Mode(PCC.2<-1)		
	STOP		2	2	Set STOP Mode(PCC.3<-1)		
	NOP		1	1	No Operation		
Special	SEL	RBn	2	2	RBS<-n (n=0-3)		
		MBn	2	2	MBS<-n (n=0-3, 15)		
	GETI Note 2, 3	taddr	1	3	When using TBR instruction	*10	
					PC13-0<-(taddr)5-0+(taddr+1), PC14<-0		
					When using TCALL instruction	-	
					(SP-4)(SP-1)(SP-2)<-PC11-0		
					(SP–3)<-MBE, RBE, PC13, 12, PC14<-0		
					PC13-0<-(taddr)5-0+(taddr+1)		
					SP<-SP-4		
					When using instruction other than TBR or TCALL Execute (taddr)(taddr+1) instructions		Determined b referenced instruction
			1	3	When using TBR instruction	*10	
					PC13-0<-(taddr)5-0+(taddr+1), PC14<-0		
				4	When using TCALL instruction	-	
					(SP–5)<-0, PC14-12		
					(SP-6)(SP-3)(SP-4)<-PC11-0		
					(SP–2)<-X, X, MBE, RBE, PC14<-0		
					PC13-0<-(taddr)5-0+(taddr+1)		
					SP<-SP-6		
				3	When using instruction other than TBR or TCALL Execute (taddr)(taddr+1) instructions		Determined b referenced instruction

Notes 1. Before executing the IN or OUT instruction, set MBE to 0 or 1 and set MBS to 15.

- **2.** TBR and TCALL are assembler pseudo-instructions for the GETI instruction's table definitions.
- 3. Shaded areas indicate support for Mk II mode only. Other areas indicate support for Mk I mode only.

## 8. ONE-TIME PROM (PROGRAM MEMORY) WRITE AND VERIFY

The program memory contained in the  $\mu$ PD75P3018 is a 32768 x 8-bit one-time PROM that can be electrically written one time only. The pins listed in the table below are used for this PROM's write/verify operations. Clock input from the X1 pin is used instead of address input as a method for updating addresses.

Pin	Function
Vpp	Pin where program voltage is applied during program memory write/verify (usually VDD potential)
X1, X2	Clock input pins for address updating during program memory write/verify. Input the X1 pin's inverted signal to the X2 pin.
MD0-MD3	Operation mode selection pin for program memory write/verify
D0/P40 to D3/P43 (lower 4 bits) D4/P50 to D7/P53 (upper 4 bits)	8-bit data I/O pins for program memory write/verify
Vdd	Pin where power supply voltage is applied. Applies $V_{DD}$ = 2.2 to 5.5 V in normal operation mode and +6 V for program memory write/verify.

\*

Caution Pins not used for program memory write/verify should be connected to Vss.

#### 8.1 Operation Modes for Program Memory Write/Verify

When +6 V is applied to the V<sub>DD</sub> pin and +12.5 V to the V<sub>PP</sub> pin, the  $\mu$ PD75P3018 enters the program memory write/verify mode. The following operation modes can be specified by setting pins MD0 to MD3 as shown below.

Operation mode specification				Operation mode					
Vpp	Vdd	MD0	MD1	MD2	MD3				
+12.5 V	+6 V	н	L	Н	L	Zero-clear program memory address			
		L	Н	н	н	Write mode			
		L	L	н	н	Verify mode			
		н	Х	Н	н	Program inhibit mode			

X: L or H

#### 8.2 Program Memory Write Procedure

Program memory can be written at high speed using the following procedure.

- (1) Pull unused pins to Vss through resistors. Set the X1 pin low.
- (2) Supply 5 V to the VDD and VPP pins.
- (3) Wait 10 µs.
- (4) Select the zero-clear program memory address mode.
- (5) Supply 6 V to the VDD and 12.5 V to the VPP pins.
- (6) Select the program inhibit mode.
- (7) Write data in the 1 ms write mode.
- (8) Select the program inhibit mode.
- (9) Select the verify mode. If the data is correct, go to step (10) and if not, repeat steps (7) to (9).
- (10) (X : number of write operations from steps (7) to (9)) x 1 ms additional write.
- (11) Select the program inhibit mode.
- (12) Apply four pulses to the X1 pin to increment the program memory address by one.
- (13) Repeat steps (7) to (12) until the end address is reached.
- (14) Select the zero-clear program memory address mode.
- (15) Return the VDD and VPP pins back to 5 V.
- (16) Turn off the power.

The following figure shows steps (2) to (12).



#### 8.3 Program Memory Read Procedure

The µPD75P3018 can read program memory contents using the following procedure.

- (1) Pull unused pins to Vss through resistors. Set the X1 pin low.
- (2) Supply 5 V to the VDD and VPP pins.
- (3) Wait 10 µs.
- (4) Select the zero-clear program memory address mode.
- (5) Supply 6 V to the V\_DD and 12.5 V to the V\_PP pins.
- (6) Select the program inhibit mode.
- (7) Select the verify mode. Apply four pulses to the X1 pin. Every four clock pulses will output the data stored in one address.
- (8) Select the program inhibit mode.
- (9) Select the zero-clear program memory address mode.
- (10) Return the V\_DD and V\_PP pins back to 5 V.
- (11) Turn off the power.

The following figure shows steps (2) to (9).



#### 8.4 One-time PROM Screening

Due to its structure, the one-time PROM cannot be fully tested before shipment by NEC. Therefore, NEC recommends that after the required data is written and the PROM is stored under the temperature and time conditions shown below, the PROM should be verified via a screening.

Storage temperature	Storage time
125°C	24 hours

#### \* 9. ELECTRICAL CHARACTERISTICS

#### Absolute Maximum Ratings (T<sub>A</sub> = 25 °C)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	Vdd		-0.3 to +7.0	V
PROM supply voltage	Vpp		-0.3 to +13.5	V
Input voltage	VI1	Other than ports 4 and 5	-0.3 to V <sub>DD</sub> + 0.3	V
	V12	Ports 4 and 5 (During N-ch open drain)	-0.3 to +14	V
Output voltage	Vo		-0.3 to V <sub>DD</sub> + 0.3	V
High-level output current	Іон	Per pin	-10	mA
		Total of all pins	-30	mA
Low-level output current	lol	Per pin	30	mA
		Total of all pins	220	mA
Operating ambient temperature	TA		-40 to +85	°C
Storage temperature	Tstg		-65 to +150	°C

Caution If the absolute maximum rating of even one of the parameters is exceeded even momentarily, the quality of the product may be degraded. The absolute maximum ratings are therefore values which, when exceeded, can cause the product to be damaged. Be sure that these values are never exceeded when using the product.

#### Capacitance (T<sub>A</sub> = 25 °C, V<sub>DD</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Сім	f = 1 MHz			15	pF
Output capacitance	Соит	Unmeasured pins returned to 0 V			15	pF
I/O capacitance	Сю				15	pF

Resonator	Recomended Constants	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	$V_{DD} = 2.2 \text{ to } 5.5 \text{ V}$	Oscillation frequency (fx) <sup>Note 1</sup>		1.0		6.0 Note 2	MHz
		Oscillation stabilization time Note 3	After V <sub>DD</sub> has reached MIN. value of oscillation voltage range			4	ms
Crystal resonator	$V_{DD} = 2.2 \text{ to } 5.5 \text{ V}$	Oscillation frequency (fx) Note 1		1.0		6.0 <sup>Note 2</sup>	MHz
		Oscillation stabilization time Note 3	V <sub>DD</sub> = 4.5 to 5.5 V			10	ms
	VDD					30	
External clock	$V_{DD} = 1.8 \text{ to } 5.5 \text{ V}$	X1 input frequency (fx) Note 1		1.0		6.0 Note 2	MHz
		X1 input high-/ low-level widths (txн, txL)		83.3		500	ns

#### Main System Clock Oscillation Circuit Characteristics (T<sub>A</sub> = -40 to +85 °C)

- **Notes 1.** The oscillation frequency and X1 input frequency shown above indicate characteristics of the oscillation circuit only. For the instruction execution time, refer to AC Characteristics.
  - 2. When the supply voltage is 1.8 V  $\leq$  V<sub>DD</sub> < 2.7 V and the oscillation frequency is 4.19 MHz < fx  $\leq$  6.0 MHz, do not select processor clock control register (PCC) = 0011 as the instruction execution time. If PCC = 0011, one machine cycle is less than 0.95  $\mu$ s, falling short of the rated value of 0.95  $\mu$ s.
  - **3.** The oscillation stabilization time is the time required for oscillation to be stabilized after V<sub>DD</sub> has been applied or STOP mode has been released.
- Caution When using the main system clock oscillation circuit, wire the portion enclosed in the broken line in the above figure as follows to prevent adverse influences due to wiring capacitance:
  - Keep the wiring length as short as possible.
  - Do not cross the wiring with other signal lines.
  - Do not route the wiring in the vicinity of a line through which a high alternating current flows.
  - Always keep the ground point of the capacitor of the oscillation circuit at the same potential as VDD.
  - Do not ground to a power supply pattern through which a high current flows.
  - Do not extract signals from the oscillation circuit.

Resonator	Recomended Constants	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	XT1 XT2	Oscillation frequency (fxT) Note 1		32	32.768	35	kHz
		Oscillation stabilization time Note 2	V <sub>DD</sub> = 4.5 to 5.5 V		1.0	2	S
	VDD		V <sub>DD</sub> ≥2.2 V			10	
External cloick		XT1 input frequency (fxT) Note 1		32		100	kHz
		XT1 input high-/ low-level widths (txTH, txTL)		5		15	μs

#### Subsystem Clock Oscillation Circuit Characteristics (TA = -40 to +85 °C, VDD = 2.2 to 5.5 V)

**Notes 1.** The oscillation frequency and XT1 input frequency shown above indicate characteristics of the oscillation circuit only. For the instruction execution time, refer to AC Characteristics.

2. The oscillation stabilization time is the time required for oscillation to be stabilized after VDD has been applied.

# Caution When using the subsystem clock oscillation circuit, wire the portion enclosed in the broken line in the above figure as follows to prevent adverse influences due to wiring capacitance:

- Keep the wiring length as short as possible.
- Do not cross the wiring with other signal lines.
- Do not route the wiring in the vicinity of a line through which a high alternating current flows.
- Always keep the ground point of the capacitor of the oscillation circuit at the same potential as VDD.
- Do not ground to a power supply pattern through which a high current flows.
- Do not extract signals from the oscillation circuit.

The subsystem clock oscillation circuit has a low amplification factor to reduce current dissipation and is more susceptible to noise than the main system clock oscillation circuit. Therefore, exercise utmost care in wiring the subsystem clock oscillation circuit.
# DC Characteristics (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 2.2 to 5.5 V)

Parameter	Symbol		Conditions			MIN.	TYP.	MAX.	Unit
Low-level output	lo∟	Per pin						15	mA
current		Total of all pi	ns					150	mA
High-level input	VIH1	Ports 2, 3		2.7 V	$\leq$ Vdd $\leq$ 5.5 V	0.7 Vdd		Vdd	V
voltage				2.2 V	$\leq$ Vdd < 2.7 V	0.9 Vdd		Vdd	V
	VIH2	Ports 0, 1, 6,	7, RESET	2.7 V	$\leq$ VDD $\leq$ 5.5 V	0.8 Vdd		Vdd	V
			2.2		$\leq$ Vdd < 2.7 V	0.9 Vdd		Vdd	V
	Vінз	Ports 4, 5		2.7 V	$\leq$ Vdd $\leq$ 5.5 V	0.7 Vdd		13	V
		(During N-ch	open drain)	2.2 V	$\leq$ Vdd < 2.7 V	0.9 Vdd		13	V
	VIH4	X1, XT1				Vdd - 0.1		Vdd	V
Low-level input	VIL1	Ports 2, 3, 4,	5	2.7 V	$\leq$ VDD $\leq$ 5.5 V	0		0.3 Vdd	V
voltage				2.2 V	$\leq$ Vdd < 2.7 V	0		0.1 Vdd	V
	VIL2	Ports 0, 1, 6, 7, RESET		2.7 V	$\leq$ VDD $\leq$ 5.5 V	0		0.2 Vdd	V
			-		$\leq$ Vdd < 2.7 V	0		0.1 Vdd	V
	VIL3	X1, XT1						0.1	V
High-level output	Vон	SCK, SO/SB	0, SB1, Ports 2, 3, 6	6, 7, BF	90 to 7	Vdd - 0.5			V
voltage		Іон = -1 mA							
Low-level output	Vol1	SCK, SO, Po	orts 2, 3, 4, 5, 6, 7,	IOL =	15 mA		0.2	2.0	V
voltage		BP0 to 7		VDD =	4.5 to 5.5 V				
				Iol =	1.6 mA			0.4	V
	Vol2	SB0, SB1	During N-ch open drain				0.2 Vdd	V	
			Pull-up resistor $\ge 1 \ k\Omega$						
High-level input	Ішні	Vin = Vdd	Pins other than X1	, XT1				3	μA
leakage current	Ілна	-	X1, XT1					20	μA
	Іцнз	Vin = 13 V	Ports 4, 5 (During	N-ch o	pen drain)			20	μA
Low-level input		Vin = 0 V	Pins other than X1	, XT1,	Ports 4, 5			-3	μA
leakage current			X1, XT1					-20	μA
	ILIL3		Ports 4, 5 (During	N-ch o	pen drain)			-30	μA
			When input instruc	tion	VDD = 5.0 V		-10	-27	μA
			is executed		VDD = 3.0 V		-3	-8	μA
High-level output	ILOH1	Vout = Vdd	SCK, SO/SB0, SB	1, Ports	\$ 2, 3, 6, 7			3	μA
leakage current	ILOH2	Vout = 13 V	Ports 4, 5 (During	N-ch o	pen drain)			20	μA
Low-level output	ILOL	Vout = 0 V						-3	μA
leakage current									
Internal pull-up	RL1	Vin = 0 V	Ports 0, 1, 2, 3, 6,	7 (exce	ept P00 pin)	50	100	200	kΩ
resistor									

Parameter	Symbol		(	Condition	IS		MIN.	TYP.	MAX.	Unit
LCD drive voltage	VLCD	VAC0 = 0					2.2		Vdd	V
LCD output voltage	Vodc	lo = ±5 μA	VLCD0 =	VLCD			0		±0.2	V
deviation Note 1			VLCD1 =	$V_{LCD} \times 2$	/3					
(common)			VLCD2 =	VLCD × 1	/3					
LCD output voltage	Vods	$lo = \pm 1 \ \mu A$	2.2 V -	VLCD - V	DD		0		±0.2	V
deviation Note 1										
(segment)										
Supply current Note 2		6.0 MHz Note 3	Vdd = 5	.0 V ±10	% Note 4			3.7	11.0	mA
		crystal	Vdd = 3	.0 V ±10	% Note 5			0.73	2.2	mA
	DD2	oscillation	HALT	VDD = 5.0	0 V ±10	) %		0.92	2.6	mA
		C1 = C2 = 22 pF	mode	VDD = 3.0	0 V ±10	) %		0.30	0.9	mA
		4.19 MHz <sup>Note 3</sup>	Vdd = 5	.0 V ±10	% Note 4			2.7	8.0	mA
		crystal	Vdd = 3	DD = $3.0 \text{ V} \pm 10 \%^{\text{Note 5}}$				0.57	1.7	mA
	IDD2	oscillation	HALT	Vdd = 5.0	0 V ±10	) %		0.90	2.5	mA
		C1 = C2 = 22 pF	mode	VDD = 3.0	0 V ±10	) %		0.28	0.8	mA
	IDD3	32.768	Low-	VDD = 3.0	0 V ±10	0 %		42	126	μA
		kHz <sup>Note 6</sup>	voltage	Vdd = 2.	5 V ±10	) %		37	110	μA
		crystal	mode Note 7	Vdd = 3.	0 V, Ta	= 25 °C		42	84	μA
		oscillation	Low power dissipation	VDD = 3.	0 V ±1	0 %		39	117	μA
			mode Note 8	Vdd = 3.	0 V, Ta	= 25 °C		39	78	μA
	IDD4		HALT	Low-	Vdd = 3	3.0 V ±10 %		8.5	25	μA
			mode	voltage	Vdd = 2	2.5 V ±10 %		5.8	17	μA
				mode Note 7	Vdd = 3	3.0 V, T <sub>A</sub> = 25 °C		8.5	17	μA
			alian in a ting		3.0 V ±10 %		3.5	12	μA	
				dissipation mode Note 8	Vdd = 3	8.0 V, T <sub>A</sub> = 25 °C		3.5	7	μA
	DD5	XT1 = 0 V Note 9	<sup>9</sup> V <sub>DD</sub> = 5.0 V ±10 <sup>9</sup>		%			0.05	10	μA
		STOP mode	Vdd = 3	.0 V ±10	%			0.02	5	μA
						T <sub>A</sub> = 25 °C		0.02	3	μA

**Notes 1.** Voltage deviation is the difference between the ideal values (V<sub>LCDn</sub>; n = 0, 1, 2) of the segment and common outputs and the output voltage.

- 2. The current flowing through the internal pull-up resistor is not included.
- 3. Including the case when the subsystem clock oscillates.
- 4. When the device operates in high-speed mode with the processor clock control register (PCC) set to 0011.
- 5. When the device operates in low-speed mode with PCC set to 0000.
- 6. When the device operates on the subsystem clock, with the system clock control register (SCC) set to 1001 and oscillation of the main system clock stopped.
- 7. When the sub-oscillation control register (SOS) is set to 0000.
- 8. When the SOS is set to 0010.
- 9. When the SOS is set to 0011.

Parameter	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
CPU clock cycle time Note 1	tcy	Operation	When ceramic	VDD = 2.7 to 5.5 V	0.67		64	μs
(minimum instruction		with	or crystal is used	VDD = 2.2 to 5.5 V	0.85		64	μs
execution time		main system	When external	VDD = 2.7 to 5.5 V	0.67		64	μs
= 1 machine cycle)		clock	clock is used		0.95		64	μs
		Operation wi	Operation with subsystem		114	122	125	μs
		clock						
TI0, TI1, TI2 input frequency	fтı	VDD = 2.7 to \$	5.5 V		0		1	MHz
					0		275	kHz
TI0, TI1, TI2 high-/low-level	t⊤ıн, t⊤ı∟	VDD = 2.7 to \$	5.5 V		0.48			μs
widths					1.8			μs
Interrupt input high-/low-level	tinth, tintl	INT0			Note 2			μs
widths		INT1, 2, 4			10			μs
		KR0-7			10			μs
RESET low-level width	trsl				10			μs

AC Characteristics (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 2.2 to 5.5 V)

Notes 1. The cycle time of the CPU clock

 $(\Phi)$  is determined by the oscillation frequency of the connected resonator (and external clock), the system clock control register (SCC), and processor clock control register (PCC).

The figure on the right shows the supply voltage V<sub>DD</sub> vs. cycle time tcY characteristics when the device operates with the main system clock.

 2tcy or 128/fx depending on the setting of the interrupt mode register (IM0).



**Remark** The shaded portion indicates the range when the external clock is used.

#### Serial transfer operation

# 2-wire and 3-wire serial I/O modes (SCK ... internal clock output): (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 2.2 to 5.5 V)

Parameter	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
SCK cycle time	tkCY1	V <sub>DD</sub> = 2.7 to 5.5 V		1300			ns
				3800			ns
SCK high-/low-level widths	tĸĿı, tĸнı	V <sub>DD</sub> = 2.7 to 5.5 V		tксү1/2-50			ns
			tксү1/2–150			ns	
SI Note 1 setup time (to $\overline{\text{SCK}} \uparrow$ )	tsik1	V <sub>DD</sub> = 2.7 to 5.5 V	V <sub>DD</sub> = 2.7 to 5.5 V				ns
				500			ns
SI Note 1 hold time (from $\overline{\text{SCK}} \uparrow$ )	tksi1	V <sub>DD</sub> = 2.7 to 5.5 V		400			ns
							ns
$\overline{SCK} \downarrow  \rightarrow  SO^{ Note 1}  output$	tkso1	$R_{L} = 1 \ k\Omega$ , Note 2	V <sub>DD</sub> = 2.7 to 5.5 V	0		250	ns
delay time		C <sub>L</sub> = 100 pF		0		1000	ns

2-wire and 3-wire serial I/O modes (SCK ... external clock input): (TA = -40 to +85 °C, VDD = 2.2 to 5.5 V)

Parameter	Symbol	Conditi	ons	MIN.	TYP.	MAX.	Unit
SCK cycle time	<b>t</b> ксү2	VDD = 2.7 to 5.5 V		800			ns
				3200			ns
SCK high-/low-level widths	tkl2, tkH2	VDD = 2.7 to 5.5 V		400			ns
			1600			ns	
SI Note 1 setup time (to $\overline{\text{SCK}}$ $\uparrow$ )	tsik2	VDD = 2.7 to 5.5 V	V <sub>DD</sub> = 2.7 to 5.5 V				ns
				150			ns
SI Note 1 hold time (from $\overline{\text{SCK}}$ $\uparrow$ )	tksi2	V <sub>DD</sub> = 2.7 to 5.5 V		400			ns
				600			ns
$\overline{SCK} \downarrow \to SO^{Note 1} output$	tkso2	R∟ = 1 kΩ <sup>Note 2</sup>	V <sub>DD</sub> = 2.7 to 5.5 V	0		300	ns
delay time		C∟ = 100 pF		0		1000	ns

Notes 1. In 2-wire serial I/O mode, read SB0 or SB1 instead.

2. RL and CL respectively indicate the load resistance and load capacitance of the SO output line.

Parameter	Symbol	Condi	tions	MIN.	TYP.	MAX.	Unit
SCK cycle time	tксүз	V <sub>DD</sub> = 2.7 to 5.5 V		1300			ns
				3800			ns
SCK high-/low-level widths	tк∟з, tкнз	V <sub>DD</sub> = 2.7 to 5.5 V		tксүз/2–50			ns
				tксүз/2–150			ns
SB0, 1 setup time	tsik3	V <sub>DD</sub> = 2.7 to 5.5 V	150			ns	
(to SCK ↑)				500			ns
SB0, 1 hold time (from $\overline{\text{SCK}}$ $\uparrow$ )	tksi3			tксүз/2			ns
$\overline{\operatorname{SCK}} \downarrow \rightarrow \operatorname{SB0}$ , 1 output	tкsoз	R∟ = 1 kΩ, <sup>Note</sup>	V <sub>DD</sub> = 2.7 to 5.5 V	0		250	ns
delay time		C∟ = 100 pF		0		1000	ns
$\overline{\operatorname{SCK}} \uparrow \rightarrow \operatorname{SB0}, 1 \downarrow$	tкsв			tксүз			ns
SB0, 1 $\downarrow \rightarrow \overline{\text{SCK}} \downarrow$	tsвк			tксүз			ns
SB0, 1 low-level width	t <sub>SBL</sub>			tксүз			ns
SB0, 1 high-level width	tsвн			tксүз			ns

# SBI mode ( $\overline{SCK}$ ... internal clock output (master)): (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 2.2 to 5.5 V)

# SBI mode ( $\overline{SCK}$ ... external clock input (slave)): (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 2.2 to 5.5 V)

Parameter	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
SCK cycle time	<b>t</b> ксү4	V <sub>DD</sub> = 2.7 to 5.5 V		800			ns
				3200			ns
SCK high-/low-level widths	tkl4, tkh4	V <sub>DD</sub> = 2.7 to 5.5 V		400			ns
				1600			ns
SB0, 1 setup time	tsik4	V <sub>DD</sub> = 2.7 to 5.5 V	100			ns	
(to SCK ↑)				150			ns
SB0, 1 hold time (from SCK ↑)	tksi4			tксү4/2			ns
$\overline{SCK}\downarrow \to SB0, 1 \text{ output}$	tkso4	$R_L = 1 \ k\Omega$ , Note	V <sub>DD</sub> = 2.7 to 5.5 V	0		300	ns
delay time		C∟ = 100 pF		0		1000	ns
$\overline{\operatorname{SCK}} \uparrow \rightarrow \operatorname{SB0}, 1 \downarrow$	tкsв			tkCY4			ns
SB0, 1 $\downarrow \rightarrow \overline{\text{SCK}} \downarrow$	tsвк			tkCY4			ns
SB0, 1 low-level width	tsв∟			tkCY4			ns
SB0, 1 high-level width	tsвн			<b>t</b> ксү4			ns

Note RL and CL respectively indicate the load resistance and load capacitance of the SB0, 1 output line.

# AC Timing Test Points (except X1 and XT1 inputs)



TI0, TI1, TI2 Timing



# Serial Transfer Timing

### 3-wire Serial I/O Mode



2-wire Serial I/O Mode



# Serial Transfer Timing

### **Bus Release Signal Transfer**



#### **Command Signal Transfer**



# Interrupt Input Timing



# **RESET** Input Timing



#### Data retention characteristics of data memory in STOP mode and at low supply voltage (T<sub>A</sub> = -40 to +85 °C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Release signal setup time	tSREL		0			μs
Oscillation stabilization	twait	Released by RESET		<b>2</b> <sup>15</sup> / <b>f</b> x		ms
wait time Note 1		Released by interrupt request		Note 2		ms

**Notes 1.** The oscillation stabilization wait time is the time during which the CPU stops operating to prevent unstable operation when oscillation is started.

2. Set by the basic interval timer mode register (BTM). (Refer to the table below.)

втмз	BTM2	BTM1	втмо	Wait	time
DIMO	DTIVIZ	DINII	BTIMU	fx = 4.19 MHz	fx = 6.0 MHz
-	0	0	0	2 <sup>20</sup> /fx (approx. 250 ms)	2 <sup>20</sup> /fx (approx. 175 ms)
-	0	1	1	217/fx (approx. 31.3 ms)	2 <sup>17</sup> /fx (approx. 21.8 ms)
-	1	0	1	2 <sup>15</sup> /fx (approx. 7.81 ms)	2 <sup>15</sup> /fx (approx. 5.46 ms)
-	1	1	1	213/fx (approx. 1.95 ms)	2 <sup>13</sup> /fx (approx. 1.37 ms)

#### Data Retention Timing (when STOP mode released by RESET)



#### Data Retention Timing (standby release signal: when STOP mode released by interrupt signal)



Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage high	VIH1	Except X1, X2	0.7 Vdd		Vdd	V
	VIH2	X1, X2	Vdd - 0.5		Vdd	V
Input voltage low	VIL1	Except X1, X2	0		0.3 Vdd	V
	VIL2	X1, X2	0		0.4	V
Input leakage current	lu	VIN = VIL OF VIH			10	μA
Output voltage high	Vон	Іон = −1 mA	Vdd - 1.0			V
Output voltage low	Vol	lo∟ = 1.6 mA			0.4	V
VDD supply current	ldd				30	mA
VPP supply current	Ірр	$MD0 = V_{IL}, MD1 = V_{IH}$			30	mA

#### DC Programming Characteristics (T<sub>A</sub> = 25 $\pm$ 5 °C, V<sub>DD</sub> = 6.0 $\pm$ 0.25 V, V<sub>PP</sub> = 12.5 $\pm$ 0.3 V, V<sub>SS</sub> = 0 V)

### Cautions 1. Ensure that VPP does not exceed +13.5 V including overshoot.

2. VDD must be applied before VPP, and cut after VPP.

#### AC Programming Characteristics (T<sub>A</sub> = 25 $\pm$ 5 °C, V<sub>DD</sub> = 6.0 $\pm$ 0.25 V, V<sub>PP</sub> = 12.5 $\pm$ 0.3 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Note 1	Conditions	MIN.	TYP.	MAX.	Unit
Address setup time $^{\rm Note2}$ (to MD0 $\downarrow)$	tas	tas		2			μs
MD1 setup time (to MD0↓)	<b>t</b> M1S	toes		2			μs
Data setup time (to MD0 $\downarrow$ )	tos	tos		2			μs
Address hold time Note 2 (from MD0 $\uparrow$ )	tан	tан		2			μs
Data hold time (from MD0↑)	tон	tон		2			μs
MD0 $^$ →Data output float delay time	<b>t</b> DF	<b>t</b> DF		0		130	ns
V <sub>PP</sub> setup time (to MD3 <sup>↑</sup> )	tvps	tvps		2			μs
V <sub>DD</sub> setup time (to MD3↑)	tvos	tvcs		2			μs
Initial program pulse width	<b>t</b> PW	tew		0.95	1.0	1.05	ms
Additional program pulse width	topw	topw		0.95		21.0	ms
MD0 setup time (to MD1 <sup>↑</sup> )	tmos	tCES		2			μs
MD0↓→Data output delay time	tov	tov	MD0 = MD1 = Vı∟			1	μs
MD1 hold time (from MD0↑)	tм1н	tоен	t	2			μs
MD1 recovery time (from MD0 $\downarrow$ )	<b>t</b> M1R	tor	tм1н + tм1к ≥50 <i>µ</i> s	2			μs
Program counter reset time	<b>t</b> PCR	_		10			μs
X1 input high-/low-level width	txн, tx∟	_		0.125			μs
X1 input frequency	fx	_				4.19	MHz
Initial mode setting time	tı	_		2			μs
MD3 setup time (to MD1↑)	tмзs	_		2			μs
MD3 hold time (from MD1 $\downarrow$ )	tмзн	—		2			μs
MD3 setup time (to MD0 $\downarrow$ )	<b>t</b> M3SR	_	Program memory read	2			μs
Data output delay time from address Note 2	<b>t</b> DAD	tacc	Program memory read			2	μs
Data output hold time from address Note 2	<b>t</b> had	tон	Program memory read	0		130	μs
MD3 hold time (from MD0 <sup>↑</sup> )	tмзнк	_	Program memory read	2			μs
MD3 $\downarrow \rightarrow$ Data output float delay time	<b>t</b> dfr		Program memory read			2	μs

**Notes 1.** Symbol of corresponding  $\mu$ PD27C256A

2. The internal address signal is incremented by 1 on the 4th rise of the X1 input, and is not connected to a pin.

#### **Program Memory Write Timing**



#### **Program Memory Read Timing**



# **10. PACKAGE DRAWINGS**

# 80 PIN PLASTIC QFP (□14)



#### NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

		S80GC-65-3B9-3
ITEM	MILLIMETERS	INCHES
A	17.2±0.4	0.677±0.016
В	14.0±0.2	$0.551^{+0.009}_{-0.008}$
С	14.0±0.2	$0.551^{+0.009}_{-0.008}$
D	17.2±0.4	0.677±0.016
F	0.8	0.031
G	0.8	0.031
Н	0.30±0.10	0.012 <sup>+0.004</sup> 0.005
I	0.13	0.005
J	0.65 (T.P.)	0.026 (T.P.)
К	1.6±0.2	0.063±0.008
L	0.8±0.2	0.031+0.009
М	$0.15_{-0.05}^{+0.10}$	0.006+0.004
N	0.10	0.004
Р	2.7	0.106
Q	0.1±0.1	0.004±0.004
S	3.0 MAX.	0.119 MAX.

# 80 PIN PLASTIC TQFP (FINE PITCH) ( $\Box$ 12)



#### NOTE

Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	14.0±0.2	$0.551^{+0.009}_{-0.008}$
В	12.0±0.2	$0.472^{+0.009}_{-0.008}$
С	12.0±0.2	$0.472^{+0.009}_{-0.008}$
D	14.0±0.2	$0.551^{+0.009}_{-0.008}$
F	1.25	0.049
G	1.25	0.049
н	$0.22^{+0.05}_{-0.04}$	0.009±0.002
Ι	0.10	0.004
J	0.5 (T.P.)	0.020 (T.P.)
К	1.0±0.2	$0.039^{+0.009}_{-0.008}$
L	0.5±0.2	$0.020^{+0.008}_{-0.009}$
М	$0.145^{+0.055}_{-0.045}$	0.006±0.002
N	0.10	0.004
P	1.05	0.041
Q	0.05±0.05	0.002±0.002
R	5°±5°	5°±5°
S	1.27 MAX.	0.050 MAX.
		P80GK-50-BE9-4

È

### **\*** 11. RECOMMENDED SOLDERING CONDITIONS

Solder the  $\mu$ PD75P3018 under the following recommended conditions.

For the details on the recommended soldering conditions, refer to Information Document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For the soldering methods and conditions other than those recommended, consult NEC.

#### Table 11-1. Soldering Conditions of Surface Mount Type

#### (1) µPD75P3018GC-3B9: 80-pin plastic QFP (14 × 14 mm)

Soldering Method	Soldering Conditions	Symbol
Infrared reflow	Package peak temperature: 235 °C, Time: 30 seconds max. (210 °C min.), Number of times: 3 max.	IR35-00-3
VPS	Package peak temperature: 215 °C, Time: 40 seconds max. (200 °C min.), Number of times: 3 max.	VP15-00-3
Wave soldering	Solder temperature: 260 °C max., Time: 10 seconds max., Number of times: 1 Preheating temperature: 120 °C max. (package surface temperature)	WS60-00-1
Pin partial heating	Pin temperature: 300 °C max., Time: 3 seconds max. (per side of device)	—

Caution Do not use two or more soldering methods in combination (except the pin partial heating method).

#### (2) µPD75P3018GK-BE9: 80-pin plastic TQFP (fine pitch) (12 × 12 mm)

Soldering Method	Soldering Conditions	Symbol
Infrared reflow	Package peak temperature: 235 °C, Time: 30 seconds max. (210 °C min.), Number of times: 2 max., Exposure limit: 7 days Note (After that, prebaking is necessary at 125 °C for 10 hours.)	IR35-107-2
VPS	Package peak temperature: 215 °C, Time: 40 seconds max. (200 °C min.), Number of times: 2 max., Exposure limit: 7 days <sup>Note</sup> (After that, prebaking is necessary at 125 °C for 10 hours.)	VP15-107-2
Wave soldering	Solder temperature: 260 °C max., Time: 10 seconds max., Number of times: 1, Preheating temperature: 120 °C max. (package surface temperature) Exposure limit: 7 days <sup>Note</sup> (After that, prebaking is necessary at 125 °C for 10 hours.)	WS60-107-1
Pin partial heating	Pin temperature: 300 °C max., Time: 3 seconds max. (per side of device)	_

Note The number of days for storage after the dry pack has been opened. The storage conditions are 25 °C, 65 % RH max.

Caution Do not use two or more soldering methods in combination (except the pin partial heating method).

# APPENDIX A $\mu$ PD75316B, 753017 AND 75P3018 FUNCTION LIST

F	Parameter	μPD75316B	µPD753017	μPD75P3018	
Program memory		Mask ROM 0000H-3F7FH (16256 × 8 bits)	Mask ROM 0000H-5FFFH (24576 × 8 bits)	One-time PROM 0000H-7FFFH (32768 × 8 bits)	
Data memory		000H-3FFH (1024 × 4 bits)	·		
CPU		75X Standard	5X Standard 75XL CPU		
Instruction execution time	When main system clock is selected	0.95, 1.91, or 15.3 μs (at 4.19 MHz operation)	• 0.95, 1.91, 3.81, or 15.3 μ • 0.67, 1.33, 2.67, or 10.7 μ	· · · · · ·	
	When subsystem clock is selected	122 μs (at 32.768 kHz opera	ation)		
Pin connection	29 to 32	P40 to P43		P40/D0 to P43/D3	
	34 to 37	P50 to P53		P50/D4 to P53/D7	
	44	P12/INT2	P12/INT2/TI1/TI2		
	47	P21	P21/PTO1		
	48	P22/PCL	P22/PCL/PTO2		
	50 to 53	P30 to P33		P30/MD0 to P33/MD3	
	57	IC		Vpp	
Stack	SBS register	None	SBS.3 = 1; Mk I mode selection SBS.3 = 0; Mk II mode selection		
	Stack area	000H-0FFH	n00H-nFFH (n = 0-3)		
	Subroutine call instruction stack operation	2-byte stack	Mk I mode: 2-byte stack Mk II mode: 3-byte stack		
Instruction	BRA !addr1 CALLA !addr1	Unavailable	Mk I mode: unavailable Mk II mode: available		
MOVT XA, @BCDE MOVT XA, @BCXA BR BCDE BR BCXA			Available		
	CALL !addr	3 machine cycles	Mk I mode: 3 machine cycles	, Mk II mode: 4 machine cycles	
CALLF !faddr		2 machine cycles	Mk I mode: 2 machine cycles, Mk II mode: 3 machine		
Mask option		Yes		None	
Timer		3 channels: • Basic interval timer : 1 channel • 8-bit timer/event counter : 1 channel • Watch timer: 1 channel	<ul> <li>5 channels:</li> <li>Basic interval timer/watchdog timer: 1 channel</li> <li>8-bit timer/event counter: 3 channels (can be used as 16-bit timer/event counter)</li> <li>Watch timer: 1 channel</li> </ul>		

Parameter		μPD75316B	μPD753017	µPD75P3018
Clock output (PCL)		$\Phi$ , 524, 262, 65.5 kHz (Main system clock: at 4.19 MHz operation)	<ul> <li>Φ, 524, 262, 65.5 kHz (Main system clock: at 4.19 MHz operation)</li> <li>Φ, 750, 375, 93.8 kHz (Main system clock: at 6.0 MHz operation)</li> </ul>	
BUZ output (BUZ)		2 kHz (Main system clock: at 4.19 MHz operation)	<ul> <li>2, 4, 32 kHz (Main system clock: at 4.19 MHz operation or subsystem clock: at 32.768 kHz operation)</li> <li>2.86, 5.72, 45.8 kHz (Main system clock: at 6.0 MHz operation)</li> </ul>	
Serial interface		3 modes are available • 3-wire serial I/O mode MSB/LSB can be selected for transfer top bit • 2-wire serial I/O mode • SBI mode		
SOS register	Feedback resistor cut flag (SOS.0)	None	Provided	
	Sub-oscillator current cut flag (SOS.1)	None	Provided	
Register bank	selection register (RBS)	None	Yes	
Standby releas	e by INT0	No	Yes	
Vectored interr	upt	External: 3, Internal: 3	External: 3, Internal: 5	
Supply voltage		V <sub>DD</sub> = 2.0 to 6.0 V V <sub>DD</sub> = 2.2 to 5.5 V		
Operating ambient temperature		T <sub>A</sub> = -40 to +85 °C		
Package		<ul> <li>80-pin plastic TQFP (fine pitch) (12 x 12 mm)</li> <li>80-pin plastic QFP (14 x 14 mm)</li> </ul>		

### APPENDIX B DEVELOPMENT TOOLS

The following development tools have been provided for system development using the µPD75P3018. In the 75XL Series, the relocatable assembler common to series is used in combination with the device file of each type.

RA75X relocatable assembler	Host machine			Part No. (name)
		OS	Supply medium	
	PC-9800 Series	MS-DOS™	3.5" 2HD	µS5A13RA75X
		$\left( \begin{array}{c} \text{Ver.3.30 to} \\ \text{Ver.6.2}^{\text{Note}} \end{array} \right)$	5" 2HD	µS5A10RA75X
	IBM PC/AT™	Refer to "OS for	3.5" 2HC	µS7B13RA75X
	or compatible	IBM PCs"	5" 2HC	µS7B10RA75X

Device file	Host machine	Part No. (name)		
		OS	Supply medium	
	PC-9800 Series	MS-DOS	3.5" 2HD	µS5A13DF753017
		$\left( \begin{array}{c} \text{Ver.3.30 to} \\ \text{Ver.6.2}^{\text{Note}} \end{array} \right)$	5" 2HD	µS5A10DF753017
	IBM PC/AT	Refer to "OS for	3.5" 2HC	µS7B13DF753017
	or compatible	IBM PCs"	5" 2HC	µS7B10DF753017

Note Ver. 5.00 or later includes a task swapping function, but this software is not able to use that function.

**Remark** Operation of the assembler and device file is guaranteed only when using the host machine and OS described above.

\*

53

#### **PROM Write Tools**

Hardware	PG-1500	This is a PROM programmer that can program single-chip microcontroller with PROM in stand alone mode or under control of host machine when connected with supplied accessory board and optional programmer adapter. It can also program typical PROMs in capacities ranging from 256 K to 4 M bits.				
	PA-75P316BGC		ammer adapter for the µ onnected to a PG-1500.	IPD75P316BGC and µPl	D75P3018GC.	
	PA-75P316BGK	This is a PROM programmer adapter for the $\mu$ PD75P316BGK and $\mu$ PD75P3018GK. It can be used when connected to a PG-1500.				
Software	PG-1500 controller	Connects PG-1500 to host machine with serial and parallel interface and controls PG-1500 on host machine.				
		Host machine Part No. (name)				
			OS	Supply medium		
		PC-9800 Series	MS-DOS	3.5" 2HD	µS5A13PG1500	
		(Ver.3.30 to Ver.6.2 Note         5" 2HD         μS5A10PG15				
		IBM PC/AT         Refer to "OS for         3.5" 2HD         µS7B13PG1500				
		or compatible	IBM PCs"	5" 2HC	µS7B10PG1500	

**Note** Ver. 5.00 or later includes a task swapping function, but this software is not able to use that function.

**Remark** Operation of the PG-1500 controller is guaranteed only when using the host machine and OS described above.

#### **Debugging Tools**

In-circuit emulators (IE-75000-R and IE-75001-R) are provided as program debugging tools for the  $\mu$ PD75P3018. Various system configurations using these in-circuit emulators are listed below.

Hardware	IE-7	'5000-R <sup>Note</sup> 1	development of applic: For development of the 75300-R-EM) and emu Highly efficient debugg programmer.	n-circuit emulator to be us ation systems using the µPD75P3018, the IE-75 ulation probe (EP-75301 ging can be performed les a connected emulatio	75X or 75XL Series proo 000-R is used with option 8GC-R or EP-753018GF when connected to hos	ducts. al emulation board (IE- <-R). t machine and PROM
	IE-7	′5001-R	development of applica The IE-75001-R is use (EP-753018GC-R or E	n-circuit emulator to be us ation systems using the d with optional emulation P-753018GK-R). ging can be performed	75X or 75XL Series prod n board (IE-75300-R-EM	ducts. I) and emulation probe
	IE-7	25300-R-EM <sup>Note 2</sup>		oard for evaluating appli on with the IE-75000-R o		e μPD75P3018.
	EP-753018GC-R		This is an emulation probe for the μPD75P3018GC. When being used, it is connected with the IE-75000-R or IE-75001-R and the IE-75300-R-EM.			
		EV-9200GC-80	with target system.			nnections
	EP-	753018GK-R				
		EV-9500GK-80	It includes a 80-pin co system.	nversion adapter (EV-95	500GK-80) to facilitate c	onnections with target
Software	IE c	ontrol program	This program can control the IE-75000-R or IE-75001-R on a host machine when connected to the IE-75000-R or IE-75001-R via an RS-232-C or Centronics interface.			
			Host machine			Part No. (name)
				OS	Supply medium	-
			PC-9800 Series	MS-DOS	3.5" 2HD	µS5A13IE75X
				$\left(\begin{array}{c} \text{Ver.3.30 to} \\ \text{Ver.6.2}^{\text{Note 3}} \end{array}\right)$	5" 2HD	µS5A10IE75X
			IBM PC/AT	Refer to "OS for	3.5" 2HC	µS7B13IE75X
			or compatible	IBM PCs"	5" 2HC	μS7B10IE75X

**Notes 1.** This is a maintenance product.

2. The IE-75300-R-EM is sold separately.

3. Ver. 5.00 or later includes a task swapping function, but this software is not able to use that function.

**Remark** Operation of the IE control program is guaranteed only when using the host machine and OS described above.

# OS for IBM PCs

The following operating systems for the IBM PC are supported.

\* \* \*

OS	Version
PC DOS™	Ver.3.1 to Ver.6.3
MS-DOS	Ver.5.0 to Ver.6.22
	5.0/V to 6.2/V
IBM DOS™	J5.02/V

Caution Ver. 5.0 or later includes a task swapping function, but this software is not able to use that function.

# APPENDIX C RELATED DOCUMENTS

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

#### **Device Related Documents**

Document Name	Document No.		
Document Name	Japanese	English	
μPD753012, 753016, 753017 Data Sheet	IC-9016	U10140E	
µPD75P3018 Data Sheet	U10956J	U10956E	
		(This document)	
μPD753017 User's Manual	U11282J	IEU-1425	
µPD753017 Instruction Table	IEM-5598	_	
75XL Series Selection Guide	U10453J	U10453E	

#### **Development Tool Related Documents**

Document Name			Document No.	
			Japanese	English
Hardware	IE-75000-R/IE-75001-R User's Manual		EEU-846	EEU-1416
	IE-75300-R-EM User's Manual		U11354J	EEU-1493
	EP-753017GC/GK-R User's Manual		EEU-967	IEU-1495
	PG-1500 User's Manual		EEU-651	EEU-1335
Software	RA75X Assembler Package	Operation	EEU-731	EEU-1346
	User's Manual	Language	EEU-730	EEU-1363
	PG-1500 Controller User's Manual	PC-9800 Series (MS-DOS) base	EEU-704	EEU-1291
		IBM PC Series (PC DOS) base	EEU-5008	U10540E

#### **Other Related Documents**

Document Name	Document No.	
Document Name	Japanese	English
IC Package Manual	C10943X	
Semiconductor Device Mounting Technology Manual	C10535J	C10535E
Quality Grades on NEC Semiconductor Devices	IEI-620	IEI-1209
NEC Semiconductor Device Reliability/Quality Control System	C10983J	C10983E
Electrostatic Discharge (ESD) Test	MEM-539	_
Guide to Quality Assurance for Semiconductor Devices	MEI-603	MEI-1202
Guide for Products Related to Microcomputer: Other Companies	MEI-604	_

Caution The above related documents are subject to change without notice. For design purpose, etc., be sure to use the latest documents.

# NOTES FOR CMOS DEVICES-

# **1** PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

# (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

# **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

# **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.) Mountain View, California Tel: 800-366-9782 Fax: 800-729-9288

#### NEC Electronics (Germany) GmbH

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

#### NEC Electronics (UK) Ltd.

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

#### NEC Electronics Italiana s.r.1.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99 NEC Electronics (Germany) GmbH Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

**NEC Electronics (France) S.A.** France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A. Spain Office Madrid, Spain Tel: 01-504-2787 Fax: 01-504-2860

#### NEC Electronics (Germany) GmbH

Scandinavia Office Taeby Sweden Tel: 8-63 80 820 Fax: 8-63 80 388 NEC Electronics Hong Kong Ltd. Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd. Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd. United Square, Singapore 1130 Tel: 253-8311 Fax: 250-3583

**NEC Electronics Taiwan Ltd.** Taipei, Taiwan

Tel: 02-719-2377 Fax: 02-719-5951

#### NEC do Brasil S.A.

Sao Paulo-SP, Brasil Tel: 011-889-1680 Fax: 011-889-1689

#### MS-DOS is a trademark of Microsoft Corporation.

#### IBM DOS, PC DOS, and PC/AT are trademarks of International Business Machines Corporation.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.