

# ESD9D5.0S

## ESD Protection Diode Ultra-Low Capacitance

The ESD9D5.0 is designed to protect voltage sensitive components that require ultra-low capacitance from ESD and transient voltage events. Excellent clamping capability, low capacitance, low leakage, and fast response time, make these parts ideal for ESD protection on designs where board space is at a premium. Because of its low capacitance, it is suited for use in high frequency designs such as USB 2.0 high speed and antenna line applications.

### Specification Features:

- Ultra Low Capacitance 0.6 pF
- Low Clamping Voltage
- Small Body Outline Dimensions:  
0.039" x 0.024" (1.00 mm x 0.60 mm)
- Low Body Height: 0.016" (0.4 mm)
- Stand-off Voltage: 5 V
- Low Leakage
- Response Time is Typically < 1.0 ns
- IEC61000-4-2 Level 4 ESD Protection
- This is a Pb-Free Device

### Mechanical Characteristics:

**CASE:** Void-free, transfer-molded, thermosetting plastic  
Epoxy Meets UL 94 V-0

**LEAD FINISH:** 100% Matte Sn (Tin)

**MOUNTING POSITION:** Any

**QUALIFIED MAX REFLOW TEMPERATURE:** 260°C

Device Meets MSL 1 Requirements

### MAXIMUM RATINGS

| Rating   | Symbol    | Value       | Unit |
|--|-----------|-------------|------|
| IEC 61000-4-2 (ESD)<br>Contact<br>Air  |           | ±8<br>±8    | kV   |
| Total Power Dissipation on FR-5 Board<br>(Note 1) @ $T_A = 25^\circ\text{C}$ | $P_D$     | 150         | mW   |
| Storage Temperature Range  | $T_{stg}$ | -55 to +150 | °C   |
| Junction Temperature Range   | $T_J$     | -55 to +125 | °C   |
| Lead Solder Temperature - Maximum<br>(10 Second Duration)                    | $T_L$     | 260         | °C   |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



1. FR-5 = 1.0 x 0.75 x 0.62 in.

See Application Note AND8308/D for further description of survivability specs.



ON Semiconductor®

[www.onsemi.com](http://www.onsemi.com)



SOD-923  
CASE 514AB

### MARKING DIAGRAM



BB = Specific Device Code  
M = Date Code

### ORDERING INFORMATION

| Device       | Package              | Shipping†        |
|--------------|----------------------|------------------|
| ESD9D5.0ST5G | SOD-923<br>(Pb-Free) | 8000/Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


### DEVICE MARKING INFORMATION

See specific marking information in the device marking column of the Electrical Characteristics tables starting on page 2 of this data sheet.

**ELECTRICAL CHARACTERISTICS**

(T<sub>A</sub> = 25°C unless otherwise noted)

| Symbol           | Parameter  |
|------------------|--|
| I <sub>PP</sub>  | Maximum Reverse Peak Pulse Current                 |
| V <sub>C</sub>   | Clamping Voltage @ I <sub>PP</sub>                 |
| V <sub>RWM</sub> | Working Peak Reverse Voltage                       |
| I <sub>R</sub>   | Maximum Reverse Leakage Current @ V <sub>RWM</sub> |
| V <sub>BR</sub>  | Breakdown Voltage @ I <sub>T</sub>                 |
| I <sub>T</sub>   | Test Current                                       |
| I <sub>F</sub>   | Forward Current                                    |
| V <sub>F</sub>   | Forward Voltage @ I <sub>F</sub>                   |
| P <sub>pk</sub>  | Peak Power Dissipation                             |
| C                | Capacitance @ V <sub>R</sub> = 0 and f = 1.0 MHz   |




\*See Application Note AND8308/D for detailed explanations of datasheet parameters.

**ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise noted)


| Device       | Device Marking | V <sub>RWM</sub> (V) | I <sub>R</sub> (μA) @ V <sub>RWM</sub> | V <sub>BR</sub> (V) @ I <sub>T</sub> (Note 2) | I <sub>T</sub> (mA) | C (pF) |     | V <sub>C</sub> (V) @ I <sub>PP</sub> = 1 A (Note 3) | V <sub>C</sub> Per IEC61000-4-2 (Note 4) |
|--------------|----------------|----------------------|--|---|---------------------|--------|-----|---|--|
|              |                | Max                  | Max                                    | Min   |                     | Typ    | Max | Max   |  |
| ESD9D5.0ST5G | BB             | 5.0                  | 1.0                                    | 5.4   | 1.0                 | 0.6    | 0.9 | 13.5  | Figures 1 and 2 See Below                |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- V<sub>BR</sub> is measured with a pulse test current I<sub>T</sub> at an ambient temperature of 25°C.
- Surge current waveform per Figure 5.
- For test procedure see Figures 3 and 4 and Application Note AND8307/D.



**Figure 1. ESD Clamping Voltage Screenshot Positive 8 kV Contact per IEC61000-4-2**



**Figure 2. ESD Clamping Voltage Screenshot Negative 8 kV Contact per IEC61000-4-2**

# ESD9D5.0S

## IEC 61000-4-2 Spec.

| Level | Test Voltage (kV) | First Peak Current (A) | Current at 30 ns (A) | Current at 60 ns (A) |
|-------|-------------------|------------------------|----------------------|----------------------|
| 1     | 2                 | 7.5                    | 4                    | 2                    |
| 2     | 4                 | 15                     | 8                    | 4                    |
| 3     | 6                 | 22.5                   | 12                   | 6                    |
| 4     | 8                 | 30                     | 16                   | 8                    |




Figure 3. IEC61000-4-2 Spec




Figure 4. Diagram of ESD Test Setup

The following is taken from Application Note AND8308/D – Interpretation of Datasheet Parameters for ESD Devices.

### ESD Voltage Clamping

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000-4-2 waveform. Since the IEC61000-4-2 was written as a pass/fail spec for larger

systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.





Figure 5. 8 x 20 μs Pulse Waveform

# ESD9D5.0S

## PACKAGE DIMENSIONS

**SOD-923**  
CASE 514AB  
ISSUE C




**NOTES:**

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

| DIM   | MILLIMETERS |      |      | INCHES    |       |       |
|-------|-------------|------|------|-----------|-------|-------|
|       | MIN         | NOM  | MAX  | MIN       | NOM   | MAX   |
| A     | 0.34        | 0.37 | 0.40 | 0.013     | 0.015 | 0.016 |
| b     | 0.15        | 0.20 | 0.25 | 0.006     | 0.008 | 0.010 |
| c     | 0.07        | 0.12 | 0.17 | 0.003     | 0.005 | 0.007 |
| D     | 0.75        | 0.80 | 0.85 | 0.030     | 0.031 | 0.033 |
| E     | 0.55        | 0.60 | 0.65 | 0.022     | 0.024 | 0.026 |
| $H_E$ | 0.95        | 1.00 | 1.05 | 0.037     | 0.039 | 0.041 |
| L     | 0.19 REF    |      |      | 0.007 REF |       |       |
| L2    | 0.05        | 0.10 | 0.15 | 0.002     | 0.004 | 0.006 |

**SOLDERING FOOTPRINT\***



See Application Note AND8455/D for more mounting details

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

**PUBLICATION ORDERING INFORMATION**

**LITERATURE FULFILLMENT:**  
Literature Distribution Center for ON Semiconductor  
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA  
**Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
**Email:** [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

**N. American Technical Support:** 800-282-9855 Toll Free USA/Canada  
**Europe, Middle East and Africa Technical Support:**  
Phone: 421 33 790 2910  
**Japan Customer Focus Center**  
Phone: 81-3-5817-1050

**ON Semiconductor Website:** [www.onsemi.com](http://www.onsemi.com)  
**Order Literature:** <http://www.onsemi.com/orderlit>  
For additional information, please contact your local Sales Representative