

**2N5196/5197/5198/5199**

**Monolithic N-Channel JFET Duals**

PRODUCT SUMMARY					
Part Number	$V_{GS(off)}$ (V)	$V_{(BR)GSS}$ Min (V)	$g_{fs}$ Min (mS)	$I_G$ Max (pA)	$ V_{GS1} - V_{GS2} $ Max (mV)
2N5196	-0.7 to -4	-50	1	-15	5
2N5197	-0.7 to -4	-50	1	-15	5
2N5198	-0.7 to -4	-50	1	-15	10
2N5199	-0.7 to -4	-50	1	-15	15

**FEATURES**

- Monolithic Design
- High Slew Rate
- Low Offset/Drift Voltage
- Low Gate Leakage: 5 pA
- Low Noise
- High CMRR: 100 dB

**BENEFITS**


- Tight Differential Match vs. Current
- Improved Op Amp Speed, Settling Time Accuracy
- Minimum Input Error/Trimming Requirement
- Insignificant Signal Loss/Error Voltage
- High System Sensitivity
- Minimum Error with Large Input Signal

**APPLICATIONS**

- Wideband Differential Amps
- High-Speed, Temp-Compensated, Single-Ended Input Amps
- High Speed Comparators
- Impedance Converters

**DESCRIPTION**

The 2N5196/5197/5198/5199 JFET duals are designed for high-performance differential amplification for a wide range of precision test instrumentation applications. This series features tightly matched specs, low gate leakage for accuracy, and wide dynamic range with  $I_G$  guaranteed at  $V_{DG} = 20$  V.



**ABSOLUTE MAXIMUM RATINGS**

Gate-Drain, Gate-Source Voltage	-50 V
Gate Current	50 mA
Lead Temperature ( $1/16$ " from case for 10 sec.)	300 °C
Storage Temperature	-65 to 200 °C
Operating Junction Temperature	-55 to 150 °C

Power Dissipation :	Per Side <sup>a</sup>	250 mW
	Total <sup>b</sup>	500 mW

- Notes  
 a. Derate 2 mW/°C above 85 °C  
 b. Derate 4 mW/°C above 85 °C



NJ Semi-Conductors reserves the right to change test conditions, parameters limits and package dimensions without notice information furnished by NJ Semi-Conductors is believed to be both accurate and reliable at the time of going to press. However NJ Semi-Conductors assumes no responsibility for any errors or omissions discovered in its use. NJ Semi-Conductors encourages customers to verify that datasheets are current before placing orders.

**Quality Semi-Conductors**

**SPECIFICATIONS FOR 2N5196 AND 2N5197 (T<sub>A</sub> = 25 °C UNLESS OTHERWISE NOTED)**

Parameter	Symbol	Test Conditions	Typ <sup>a</sup>	Limits				Unit
				2N5196		2N5197		
				Min	Max	Min	Max	
<b>Static</b>								
Gate-Source Breakdown Voltage	V <sub>(BR)GSS</sub>	I <sub>G</sub> = -1 μA, V <sub>DS</sub> = 0 V	-57	-50		-50		V
Gate-Source Cutoff Voltage	V <sub>GS(off)</sub>	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 1 nA	-2	-0.7	-4	-0.7	-4	
Saturation Drain Current <sup>b</sup>	I <sub>DSS</sub>	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V	3	0.7	7	0.7	7	mA
Gate Reverse Current	I <sub>GSS</sub>	V <sub>GS</sub> = -30 V, V <sub>DS</sub> = 0 V	-10		-25		-25	pA
		T <sub>A</sub> = 150 °C	-20		-50		-50	nA
Gate Operating Current	I <sub>G</sub>	V <sub>DG</sub> = 20 V, I <sub>D</sub> = 200 μA	-5		-15		-15	pA
		T <sub>A</sub> = 125 °C	-0.8		-15		-15	nA
Gate-Source Voltage	V <sub>GS</sub>	V <sub>DG</sub> = 20 V, I <sub>D</sub> = 200 μA	-1.5	-0.2	-3.8	-0.2	-3.8	V
<b>Dynamic</b>								
Common-Source Forward Transconductance	g <sub>fs</sub>	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V f = 1 kHz	2.5	1	4	1	4	mS
Common-Source Output Conductance	g <sub>os</sub>		2		50		50	μS
Common-Source Forward Transconductance	g <sub>fs</sub>	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 200 μA f = 1 kHz	0.8	0.7	1.6	0.7	1.6	mS
Common-Source Output Conductance	g <sub>os</sub>		1		4		4	μS
Common-Source Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V f = 1 MHz	3		6		6	pF
Common-Source Reverse Transfer Capacitance	C <sub>rss</sub>		1		2		2	
Equivalent Input Noise Voltage	e <sub>n</sub>	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V, f = 1 kHz	9		20		20	nV/ √Hz
Noise Figure	NF	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V f = 100 Hz, R <sub>G</sub> = 10 MΩ			0.5		0.5	dB
<b>Matching</b>								
Differential Gate-Source Voltage	V <sub>GS1</sub> - V <sub>GS2</sub>	V <sub>DG</sub> = 20 V, I <sub>D</sub> = 200 μA			5		5	mV
Gate-Source Voltage Differential Change with Temperature	$\frac{\Delta  V_{GS1} - V_{GS2} }{\Delta T}$	V <sub>DG</sub> = 20 V, I <sub>D</sub> = 200 μA T <sub>A</sub> = -55 to 125 °C			5		10	μV/°C
Saturation Drain Current Ratio	$\frac{I_{DSS1}}{I_{DSS2}}$	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V	0.98	0.95	1	0.95	1	
Transconductance Ratio	$\frac{g_{fs1}}{g_{fs2}}$	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 200 μA f = 1 kHz	0.99	0.97	1	0.97	1	
Differential Output Conductance	g <sub>os1</sub> - g <sub>os2</sub>		0.1		1		1	μS
Differential Gate Current	I <sub>G1</sub> - I <sub>G2</sub>	V <sub>DG</sub> = 20 V, I <sub>D</sub> = 200 μA, T <sub>A</sub> = 125 °C	0.1		5		5	nA
Common Mode Rejection Ratio <sup>c</sup>	CMRR	V <sub>DG</sub> = 10 to 20 V, I <sub>D</sub> = 200 μA	100					dB