



HIGH CURRENT
 HIGH SPEED, HIGH POWER DARLINGTONS

DESCRIPTION

The BUR52 is a silicon multiepitaxial planar NPN transistor in modified Jedec TO-3 metal case, intended for use in switching and linear applications in military and industrial equipment.



TO-3

INTERNAL SCHEMATIC DIAGRAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CBO}	Collector-base Voltage ($I_E = 0$)	350	V
V_{CEO}	Collector-emitter Voltage ($I_B = 0$)	250	V
V_{EBO}	Emitter-base Voltage ($I_C = 0$)	10	V
I_C	Collector Current	60	A
I_{CM}	Collector Peak Current ($t_p = 10 \text{ ms}$)	80	A
I_B	Base Current	16	A
P_{tot}	Total Power Dissipation at $T_{case} \leq 25^\circ\text{C}$	350	W
T_{sig}	Storage Temperature	-65 to 200	°C
T_J	Junction Temperature	200	°C

THERMAL DATA


$R_{th\ i-CASE}$	Thermal Resistance Junction-case	Max	0.5	°C/W
------------------	----------------------------------	-----	-----	------

ELECTRICAL CHARACTERISTICS ($T_{case} = 25^\circ C$ unless otherwise specified)


Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
I_{CBO}	Collector Cutoff Current ($I_E = 0$)	$V_{CB} = 350\ V$ $V_{CB} = 350\ V$ $T_{case} = 125^\circ C$			0.2 2	mA mA	
I_{CEO}	Emitter-cutoff Current ($I_B = 0$)	$V_{CE} = 250\ V$			1	mA	
I_{EBO}	Emitter Cutoff Current ($I_C = 0$)	$V_{EB} = 7\ V$			0.2	μA	
$V_{CEO(sus)}^*$	Collector-emitter Sustaining Voltage	$I_C = 200\ mA$		250			V
V_{EB0}	Emitter-base Voltage ($I_C = 0$)	$I_E = 10\ mA$		10			V
$V_{CE(sat)}^*$	Collector-emitter Saturation Voltage	$I_C = 25\ A$ $I_C = 40\ A$	$I_B = 2\ A$ $I_B = 4\ A$		0.7 1.5	1 1.5	V
$V_{BE(sat)}^*$	Base-emitter Saturation Voltage	$I_C = 25\ A$ $I_C = 40\ A$	$I_B = 2\ A$ $I_B = 4\ A$		1.5 2	1.8 2	V
h_{FE}^*	DC Current Gain	$I_C = 5\ A$ $I_C = 40\ A$	$V_{CE} = 4\ V$ $V_{CE} = 4\ V$	20 15		100	
$I_{s/b}$	Second Breakdown Collector Current	$V_{CE} = 20\ V$	$t = 1\ s$	17.5			A
f_T	Transition Frequency	$I_C = 1\ A$ $f = 1\ MHz$	$V_{CE} = 5\ V$		10	16	MHz
t_{on}	Turn-on Time (fig. 2)	$I_C = 40\ A$ $V_{CC} = 100\ V$	$I_{B1} = 4\ A$		0.3	1	μs
t_s	Storage Time (fig. 2)	$I_C = 40\ A$	$I_{B1} = 4\ A$		1.2	2	μs
t_f	Fall Time (fig. 2)	$I_{B2} = -4\ A$	$V_{CC} = 100\ V$		0.20	0.6	μs
	Clamped E _{s/b} Collector Current (fig. 1)	$V_{clamp} = 250\ V$	$L = 500\ \mu H$	40			A

* Pulsed : pulse duration = 300 μs , duty cycle $\leq 2\%$.


Safe Operating Areas.




Derating Curves.




Thermal Transient Response.




DC Current Gain.




Collector-emitter Saturation Voltage.




Collector-emitter Saturation Voltage.




Base-emitter Saturation Voltage.




Saturated Switching Characteristics.




Saturated Switching Characteristics.



Transition Frequency.



Collector-base Capacitance.



Clamped Reverse Bias Safe Operating Areas.




Figure 1 : Clamped Es/b Test Circuit.




Figure 2 : Switching Times Test Circuit (resistive load).

