CIMD6A

SURFACE MOUNT
DUAL COMPLEMENTARY
SILICON DIGITAL TRANSISTORS
50V, 100mA



SOT-26 CASE

Central™
Semiconductor Corp.

DESCRIPTION:
The Central Semiconductor CIMD6A is a Dual Complementary Digital Transistor in a SOT-26 surface mount package, designed for switching applications, interface circuit and driver circuit applications.
MARKING CODE: CD6

MAXIMUM RATINGS PER TRANSISTOR (T_A=25°C)

	SYMBOL		UNITS
Collector-Emitter Voltage	V_{CEO}	50	V
Collector-Base Voltage	V_{CBO}	50	V
Emitter-Base Voltage	V_{EBO}	5.0	V
Collector Current	I_C	100	mA
Power Dissipation	P_D	350	mW
Operating and Storage Junction Temperature	T_J,T_{stg}	-55 to +150	°C
Thermal Resistance	Θ_{JA}	357	°C/W

ELECTRICAL CHARACTERISTICS PER TRANSISTOR (T_A=25°C)

SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
I_{CBO}	V_{CB}=50V			500	nA
I_{EBO}	V_{EB}=4.0V			500	nA
BV_{CBO}	I_C=50μA	50			V
BV_{CEO}	I_C=1.0mA	50			V
BV_{EBO}	I_E=50μA	5.0			V
$V_{CE(SAT)}$	I_C=5.0mA, I_B=250μA			0.3	V
h_{FE}	V_{CE}=5.0V, I_C=1.0mA	100		600	
* f_T	V_{CE}=10V, I_C=5.0mA, f=100MHz		250		MHz
R_1=R_2	-	3.3	4.7	6.1	KΩ

* Characteristic of transistor only

R1 (13-November 2002)

Central™
Semiconductor Corp.

CIMD6A

SURFACE MOUNT
DUAL COMPLEMENTARY
SILICON DIGITAL TRANSISTORS
50V, 100mA

SOT-26 CASE - MECHANICAL OUTLINE





DIMENSIONS				
	INCHES		MILLIMETERS	
SYMBOL	MIN	MAX	MIN	MAX
A	0.004	0.007	0.11	0.19
B	0.016	-	0.40	-
C	-	0.004	-	0.10
D	0.039	0.047	1.00	1.20
E	0.074	0.075	1.88	1.92
F	0.037	0.038	0.93	0.97
G	0.102	0.118	2.60	3.00
H	0.059	0.067	1.50	1.70
I	0.016		0.41	
J	0.110	0.118	2.80	3.00

SOT-26 (REV: R2)

LEAD CODE:
1) COLLECTOR Q1
2) BASE Q2
3) EMITTER Q2
4) COLLECTOR Q2
5) BASE Q1
6) EMITTER Q1

MARKING CODE: CD6

R1 (13-November 2002)