



ON Semiconductor®

FDD3690

100V N-Channel PowerTrench® MOSFET

General Description



This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers.

These MOSFETs feature faster switching and lower gate charge than other MOSFETs with comparable $R_{DS(ON)}$ specifications.

The result is a MOSFET that is easy and safer to drive (even at very high frequencies), and DC/DC power supply designs with higher overall efficiency.

Features

- 22 A, 100 V. $R_{DS(ON)} = 64 \text{ m}\Omega @ V_{GS} = 10 \text{ V}$
 $R_{DS(ON)} = 71 \text{ m}\Omega @ V_{GS} = 6 \text{ V}$
- Low gate charge (28nC typical)
- Fast Switching
- High performance trench technology for extremely low $R_{DS(ON)}$
- High power and current handling capability



Absolute Maximum Ratings T_A=25°C unless otherwise noted

| Symbol | Parameter | Ratings | Units |
|-----------------------------------|---|-------------|-------|
| V _{DSS} | Drain-Source Voltage | 100 | V |
| V _{GSS} | Gate-Source Voltage | ±20 | V |
| I _D | Continuous Drain Current @T _C =25°C (Note 3) | 22 | A |
| | Pulsed (Note 1a) | 75 | |
| P _D | Power Dissipation @T _C =25°C (Note 3) | 60 | W |
| | @T _A =25°C (Note 1a) | 3.8 | |
| | @T _A =25°C (Note 1b) | 1.6 | |
| T _J , T _{STG} | Operating and Storage Junction Temperature Range | -55 to +175 | °C |

Thermal Characteristics

| | | | |
|------------------|---|-----|------|
| R _{θJC} | Thermal Resistance, Junction-to-Case (Note 1) | 2.5 | °C/W |
| R _{θJA} | Thermal Resistance, Junction-to-Ambient (Note 1a) | 40 | °C/W |
| R _{θJA} | Thermal Resistance, Junction-to-Ambient (Note 1b) | 96 | °C/W |

Package Marking and Ordering Information

| Device Marking | Device | Reel Size | Tape width | Quantity |
|----------------|---------|-----------|------------|------------|
| FDD3690 | FDD3690 | 13" | 16mm | 2500 units |

Electrical Characteristics

$T_A = 25^\circ\text{C}$ unless otherwise noted

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Units |
|--|--|--|-----|-----|-----|-------|
| Drain-Source Avalanche Ratings (Note 2) | | | | | | |
| W_{DSS} | Single Pulse Drain-Source Avalanche Energy | $V_{DD} = 50\text{ V}, I_D = 5.4\text{ A}$ | | | 175 | mJ |
| I_{AR} | Maximum Drain-Source Avalanche Current | | | | 5.4 | A |

Off Characteristics

| | | | | | | |
|--------------------------------------|---|---|-----|----|------|----------------------|
| BV_{DSS} | Drain-Source Breakdown Voltage | $V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$ | 100 | | | V |
| $\frac{\Delta BV_{DSS}}{\Delta T_J}$ | Breakdown Voltage Temperature Coefficient | $I_D = 250\ \mu\text{A}$, Referenced to 25°C | | 78 | | mV/ $^\circ\text{C}$ |
| I_{DSS} | Zero Gate Voltage Drain Current | $V_{DS} = 80\text{ V}, V_{GS} = 0\text{ V}$ | | | 10 | μA |
| I_{GSSF} | Gate-Body Leakage, Forward | $V_{GS} = 20\text{ V}, V_{DS} = 0\text{ V}$ | | | 100 | nA |
| I_{GSSR} | Gate-Body Leakage, Reverse | $V_{GS} = -20\text{ V}, V_{DS} = 0\text{ V}$ | | | -100 | nA |

On Characteristics (Note 2)

| | | | | | | |
|--|--|--|----|----------------|-----------------|----------------------|
| $V_{GS(th)}$ | Gate Threshold Voltage | $V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$ | 2 | 2.4 | 4 | V |
| $\frac{\Delta V_{GS(th)}}{\Delta T_J}$ | Gate Threshold Voltage Temperature Coefficient | $I_D = 250\ \mu\text{A}$, Referenced to 25°C | | -6.2 | | mV/ $^\circ\text{C}$ |
| $R_{DS(on)}$ | Static Drain-Source On-Resistance | $V_{GS} = 10\text{ V}, I_D = 5.4\text{ A}$ $V_{GS} = 6\text{ V}, I_D = 5.2\text{ A}$ $V_{GS} = 10\text{ V}, I_D = 5.4\text{ A}, T_J = 125^\circ\text{C}$ | | 44 47 88 | 64 71 135 | m Ω |
| $I_{D(on)}$ | On-State Drain Current | $V_{GS} = 10\text{ V}, V_{DS} = 5\text{ V}$ | 20 | | | A |
| g_{FS} | Forward Transconductance | $V_{DS} = 5\text{ V}, I_D = 5.4\text{ A}$ | | 20 | | S |

Dynamic Characteristics

| | | | | | | |
|------------|------------------------------|--|--|------|--|----|
| C_{iss} | Input Capacitance | $V_{DS} = 50\text{ V}, V_{GS} = 0\text{ V},$ $f = 1.0\text{ MHz}$ | | 1514 | | pF |
| C_{oss} | Output Capacitance | | | 82 | | pF |
| C_{riss} | Reverse Transfer Capacitance | | | 44 | | pF |

Switching Characteristics (Note 2)


| | | | | | | |
|--------------|---------------------|--|--|-----|----|----|
| $t_{d(on)}$ | Turn-On Delay Time | $V_{DD} = 50\text{ V}, I_D = 1\text{ A},$ $V_{GS} = 10\text{ V}, R_{GEN} = 6\ \Omega$ | | 11 | 20 | ns |
| t_r | Turn-On Rise Time | | | 6.5 | 15 | ns |
| $t_{d(off)}$ | Turn-Off Delay Time | | | 29 | 60 | ns |
| t_f | Turn-Off Fall Time | | | 10 | 20 | ns |
| Q_g | Total Gate Charge | $V_{DS} = 50\text{ V}, I_D = 5.4\text{ A},$ $V_{GS} = 10\text{ V}$ | | 28 | 39 | nC |
| Q_{gs} | Gate-Source Charge | | | 6.2 | | nC |
| Q_{gd} | Gate-Drain Charge | | | 5.4 | | nC |

Drain-Source Diode Characteristics and Maximum Ratings

| | | | | | | |
|----------|---|--|--|------|-----|---|
| I_S | Maximum Continuous Drain-Source Diode Forward Current | | | 3.2 | | A |
| V_{SD} | Drain-Source Diode Forward Voltage | $V_{GS} = 0\text{ V}, I_S = 3.2\text{ A}$ (Note 2) | | 0.73 | 1.2 | V |

Notes:

1. $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a) $R_{\theta JA} = 40^\circ\text{C/W}$ when mounted on a 1 in^2 pad of 2 oz copper



b) $R_{\theta JA} = 96^\circ\text{C/W}$ when mounted on a minimum pad.

Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < 300 μs , Duty Cycle < 2.0%

3. Maximum current is calculated as:
- $$\sqrt{\frac{P_D}{R_{DS(on)}}}$$

where P_D is maximum power dissipation at $T_C = 25^\circ\text{C}$ and $R_{DS(on)}$ is at $T_{J(max)}$ and $V_{GS} = 10\text{ V}$. Package current limitation is 21A

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: <http://www.onsemi.com/orderlit>
For additional information, please contact your local
Sales Representative