

# FDG6304P Dual P-Channel, Digital FET

### **General Description**


These dual P-Channel logic level enhancement mode field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. This device has been designed especially for low voltage applications as a replacement for bipolar digital transistors and small signal MOSFETs.

#### **Features**

- $\begin{array}{c} \blacksquare & \text{-25 V, -0.41 A continuous, -1.5 A peak.} \\ & R_{\text{DS(ON)}} = 1.1~\Omega~@~V_{\text{GS}} = \text{-4.5 V,} \\ & R_{\text{DS(ON)}} = 1.5~\Omega~@~V_{\text{GS}} = \text{-2.7 V.} \end{array}$
- Very low level gate drive requirements allowing direct operation in 3 V circuits (V<sub>GS(th)</sub> < 1.5 V).</li>
- Gate-Source Zener for ESD ruggedness (>6kV Human Body Model).
- Compact industry standard SC70-6 surface mount package.

<b>*</b>				****	
SC70-6	SOT-23	SuperSOT <sup>™</sup> -6	SuperSOT™-8	SO-8	SOT-223





<sup>\*</sup>The pinouts are symmetrical; pin 1 and 4 are interchangeable.

Units inside the carrier can be of either orientation and will not affect the functionality of the device.

# **Absolute Maximum Ratings** T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter	FDG6304P	Units
V <sub>DSS</sub>	Drain-Source Voltage	-25	V
$V_{GSS}$	Gate-Source Voltage	-8	V
I <sub>D</sub>	Drain/Output Current - Continuous	-0.41	A
	- Pulsed	-1.5	
$P_{D}$	Maximum Power Dissipation (Note 1)	0.3	W
$T_J, T_{STG}$	Operating and Storage Temperature Range	-55 to 150	°C
ESD	Electrostatic Discharge Rating MIL-STD-883D Human Body Model (100 pF / 1500 Ω)	6.0	kV
THERMA	L CHARACTERISTICS		•
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1)	415	°C/W

Symbol	Parameter	Conditions	Min	Тур	Max	Units
OFF CHAR	ACTERISTICS					•
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	-25			V
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient	I <sub>D</sub> = -250 μA, Referenced to 25°C		-22		mV /°C
DSS	Zero Gate Voltage Drain Current	$V_{DS} = -20 \text{ V}, \ V_{GS} = 0 \text{ V}$			-1	μA
		T <sub>J</sub> = 55°C			-10	μA
GSS	Gate - Body Leakage Current	$V_{GS} = -8 \text{ V}, \ V_{DS} = 0 \text{ V}$			-100	nA
ON CHARAC	CTERISTICS (Note 2)		·			
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, \ I_{D} = -250 \ \mu A$	-0.65	-0.82	-1.5	V
$\Delta V_{GS(th)}/\Delta T_{J}$	Gate Threshold Voltage Temp.Coefficient	I <sub>D</sub> = -250 μA, Referenced to 25°C		2		mV /°C
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS} = -4.5 \text{ V}, I_D = -0.41 \text{ A}$		0.85	1.1	Ω
		T <sub>J</sub> =125°C		1.2	1.9	1
		$V_{GS} = -2.7 \text{ V}, I_D = -0.25 \text{ A}$		1.15	1.5	
D(ON)	On-State Drain Current	$V_{GS} = -4.5 \text{ V}, \ V_{DS} = -5 \text{ V}$	-1.5			Α
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = -5 \text{ V}, I_{D} = -0.41 \text{ A}$		0.9		S
DYNAMIC C	HARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 10 \text{ V}, \ V_{GS} = 0 \text{ V}, $ f = 1.0 MHz		62		pF
Coss	Output Capacitance	f = 1.0 MHz		34		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			10		pF
SWITCHING	CHARACTERISTICS (Note 2)					
D(on)	Turn - On Delay Time	$V_{DD} = -5 \text{ V}, \ I_{D} = -0.5 \text{ A},$		7	15	ns
r	Turn - On Rise Time	$V_{GS} = -4.5 \text{ V}, R_{GEN} = 6 \Omega$		8	16	ns
D(off)	Turn - Off Delay Time			55	80	ns
f	Turn - Off Fall Time			35	60	ns
Q <sub>g</sub>	Total Gate Charge	$V_{DS} = -5 \text{ V}, I_{D} = -0.41 \text{ A},$		1.1	1.5	nC
$Q_{gs}$	Gate-Source Charge	$V_{GS} = -4.5 \text{ V}$		0.31		nC
$Q_{gd}$	Gate-Drain Charge			0.29		nC
DRAIN-SOU	RCE DIODE CHARACTERISTICS AND MAXIMI	UM RATINGS				
s	Maximum Continuous Source Current				-0.25	Α
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = -0.25 \text{ A (Note 2)}$		-0.85	-1.2	V

<sup>1.</sup>  $R_{g,h}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{g,c}$  is guaranteed by design while  $R_{\rm jch}$  is determined by the user's board design.  $R_{\rm juh} = 415^{\circ}$ C/W on minimum pad mounting on FR-4 board in still air. 2. Pulse Test: Pulse Width  $\leq 300\mu$ s, Duty Cycle  $\leq 2.0\%$ .

# **Typical Electrical Characteristics**




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 6. Body Diode Forward Voltage
Variation with Source Current
and Temperature.

# **Typical Electrical Characteristics**




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in note 1. Transient thermalresponse will change depending on the circuit board design.

### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $E^2CMOS^{TM}$  PowerTrench<sup>TM</sup>

FACT™ QFET™ FACT Quiet Series™ QS™

 $\begin{array}{lll} \mathsf{FAST}^{\circledast} & \mathsf{Quiet}\,\mathsf{Series}^{\mathsf{TM}} \\ \mathsf{FASTr}^{\mathsf{TM}} & \mathsf{SuperSOT}^{\mathsf{TM}}\text{-}3 \\ \mathsf{GTO}^{\mathsf{TM}} & \mathsf{SuperSOT}^{\mathsf{TM}}\text{-}6 \\ \mathsf{HiSeC}^{\mathsf{TM}} & \mathsf{SuperSOT}^{\mathsf{TM}}\text{-}8 \\ \end{array}$ 

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.