# N-Channel POWERTRENCH® MOSFET

100 V, 80 A, 6.4 mΩ

#### **Features**

- Typ  $R_{DS(on)} = 5.2 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 80 \text{ A}$
- Typ  $Q_{g(tot)} = 31 \text{ nC}$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 80 \text{ A}$
- UIS Capability
- Qualified to AEC Q101
- Wettable flanks for automatic optical inspection (AOI)
- These Devices are Pb-Free and are RoHS Compliant

## **Applications**

- Automotive Engine Control
- Powertrain Management
- Solenoid and Motor Drivers
- Electronic Steering

## MOSFET MAXIMUM RATINGS (T<sub>A</sub> = 25°C, Unless otherwise specified)

Symbol	Parameter	Ratings	Unit
$V_{DSS}$	Drain to Source Voltage	100	V
$V_{GS}$	Gate to Source Voltage	±20	V
I <sub>D</sub>	Drain Current (T <sub>C</sub> = 25°C) Continuous (V <sub>GS</sub> = 10 V) (Note 1) Pulsed	80 (see Fig. 4)	Α
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 2)	36	mJ
P <sub>D</sub>	Power Dissipation Derate above 25°C	214 1.43	W W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature	-55 to +150	°C
$R_{ heta JC}$	Thermal Resistance (Junction to case)	0.7	°C/W
$R_{\theta JA}$	Maximum Thermal Resistance (Junction to Ambient) (Note 3)	50	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.




## ON Semiconductor®

## www.onsemi.com

V <sub>DSS</sub>	I <sub>D</sub> MAX	R <sub>DS(on)</sub> MAX
100 V	80 A	6.4 mΩ

#### **ELECTRICAL CONNECTION**



#### **N-Channel MOSFET**






Top View

**Bottom View** 

Power 56 (DFN8) CASE 506DW

## MARKING DIAGRAM



\$Y = ON Semiconductor Logo &Z = Assembly Plant Code &3 = Numeric Date Code

&K = Lot Code

FDWS86068 = Specific Device Code

## **ORDERING INFORMATION**

See detailed ordering and shipping information on page 2 of this data sheet.

#### PACKAGE MARKING AND ORDERING INFORMATION

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDWS86068	FDWS86068-F085	Power 56	13″	12 mm	3,000 Units

#### NOTES:

- 1. Current is limited by wirebond configuration.
- 2. Starting  $T_J = 25^{\circ}C$ ,  $L = 20 \,\mu\text{H}$ ,  $I_{AS} = 60 \,\text{A}$ ,  $V_{DD} = 80 \,\text{V}$  during inductor charging and  $V_{DD} = 0 \,\text{V}$  during time in avalanche.

  3.  $R_{\theta JA}$  is the sum of the junction–to–case and case–to–ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta JA}$  is determined by the user's board design. The maximum rating presented here is based on mounting on a 1 in2 pad of 2oz copper.

## **ELECTRICAL CHARACTERISTICS** (T<sub>1</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
FF CHARAC	TERISTICS					
B <sub>VDSS</sub>	Drain to Source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0 V	100	_	_	V
I <sub>DSS</sub>	Drain to Source Leakage Current	$V_{DS} = 100 \text{ V}, V_{GS} = 0 \text{ V}$ $(T_J = 25^{\circ}\text{C})$ $(T_J = 175^{\circ}\text{C}) \text{ (Note 4)}$	- -	- -	1 1	μA mA
I <sub>GSS</sub>	Gate to Source Leakage Current	V <sub>GS</sub> = ±20 V	_	-	±100	nA
N CHARACT	ERISTICS					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	2	3	4	V
R <sub>DS(on)</sub>	Drain to Source On Resistance	$V_{GS} = 10 \text{ V}, I_D = 80 \text{ A}$ $(T_J = 25^{\circ}\text{C})$ $(T_J = 175^{\circ}\text{C}) \text{ (Note 4)}$	_ _	5.2 11.4	6.4 14	mΩ
YNAMIC CHA	ARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0 V,	_	2220	_	pF
C <sub>oss</sub>	Output Capacitance	f = 1 MHZ	_	1350	_	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		_	19	_	pF
$R_g$	Gate Resistance	V <sub>GS</sub> = 0.5 V, f = 1 MHz	_	0.3	_	Ω
Q <sub>g(tot)</sub>	Total Gate Charge	$V_{GS} = 0$ to 10 V, $V_{DD} = 50$ V, $I_D = 80$ A	_	31	43	nC
Q <sub>g(th)</sub>	Threshold Gate Charge	$V_{GS} = 0 \text{ to } 2 \text{ V}, V_{DD} = 50 \text{ V}, I_D = 80 \text{ A}$	_	4	-	nC
$Q_{gs}$	Gate to Source Gate Charge	V <sub>DD</sub> = 50 V, I <sub>D</sub> = 80 A	-	12	-	nC
$Q_{gd}$	Gate to Drain "Miller" Charge		_	7	-	nC
WITCHING C	HARACTERISTICS					
t <sub>on</sub>	Turn-On Time	V <sub>DD</sub> = 50 V, I <sub>D</sub> = 80 A,	_	_	30	ns
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{GS}$ = 10 V, $R_{GEN}$ = 6 $\Omega$	_	15	_	ns
t <sub>r</sub>	Turn-On Rise Time		_	6	-	ns
t <sub>d(off)</sub>	Turn-Off Delay Time		_	24	-	ns
t <sub>f</sub>	Turn-Off Fall Time		_	7	_	ns
t <sub>off</sub>	Turn-Off Time		_	_	48	ns
RAIN-SOUR	CE DIODE CHARACTERISTICS					
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	I <sub>SD</sub> = 80 A, V <sub>GS</sub> = 0 V	-	0.95	1.3	V
		I <sub>SD</sub> = 40 A, V <sub>GS</sub> = 0 V	_	0.87	1.2	V
T <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = 80 A, dI <sub>SD</sub> /dt = 100 A/μs	_	61	80	ns
Q <sub>rr</sub>	Reverse Recovery Charge		_	56	84	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product

performance may not be indicated by the Electrical Characteristics if operated under different conditions.  $^{\prime}$  4. The maximum value is specified by design at  $T_J = 175^{\circ}$ C. Product is not tested to this condition in production

## TYPICAL CHARACTERISTICS

(T<sub>J</sub> = 25°C unless otherwise noted)




Figure 1. Normalized Power Dissipation vs. Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 5. Forward Bias Safe Operating Area




Figure 2. Maximum Continuous Drain Current vs. Case Temperature





Figure 4. Peak Current Capability



NOTE: Refer to On Semiconductor Application Notes AN7514 and AN7515

Figure 6. Unclamped Inductive Switching Capability

## **TYPICAL CHARACTERISTICS**

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 7. Transfer Characteristic




Figure 9.




Figure 11. R<sub>DSON</sub> vs. Gate Voltage




Figure 8. Forward Diode Characteristics




Figure 10. Peak Current Capability




Figure 12. Normalized R<sub>DSON</sub> vs. Junction Temperature

## **TYPICAL CHARACTERISTICS**

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 13. Normalized Gate Threshold Voltage vs. Temperature




Figure 15. Capacitance vs. Drain to Source Voltage




Figure 14. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature





Figure 16. Gate Charge vs. Gate to Source Voltage

POWERTRENCH is a registered trademark and SyncFET is a trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

## DFN8 5.1x6.3, 1.27P CASE 506DW ISSUE O

**DATE 28 FEB 2017** 



DOCUMENT NUMBER:	98AON13746G	Electronic versions are uncontrolled except when
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped
NEW STANDARD:		"CONTROLLED COPY" in red.
DESCRIPTION:	DFN8 5.1x6.3, 1.27P	PAGE 1 OF 2



DOCUMENT NUMBER: 98AON13746G

PAGE 2 OF 2

SSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION FROM FAIRCHILD MKT-PQFN08P TO ON SEMI-CONDUCTOR. REQ. BY D. TRUHITTE.	28 FEB 2017

ON Semiconductor and the registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclains any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor datas sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify a

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative