August 2003

FAIRCHILD

SEMICONDUCTOR®

FGH50N6S2

600V, SMPS II Series N-Channel IGBT

General Description

The FGH50N6S2 is a Low Gate Charge, Low Plateau Voltage SMPS II IGBT combining the fast switching speed of the SMPS IGBTs along with lower gate charge, plateau voltage and avalanche capability (UIS). These LGC devices shorten delay times, and reduce the power requirement of the gate drive. These devices are ideally suited for high voltage switched mode power supply applications where low conduction loss, fast switching times and UIS capability are essential. SMPS II LGC devices have been specially designed for:

- Power Factor Correction (PFC) circuits
- Full bridge topologies
- Half bridge topologies
- Push-Pull circuits
- Uninterruptible power supplies
- · Zero voltage and zero current switching circuits

IGBT formerly Developmental Type TA49342

Features

- 100kHz Operation at 390V, 40A
- 200kHZ Operation at 390V, 25A
- 600V Switching SOA Capability
- Typical Fall Time. 90ns at TJ = 125°C
- Low Plateau Voltage6.5V Typical
- Low Conduction Loss



Device Maximum Ratings T_C= 25°C unless otherwise noted

Symbol	Parameter	Ratings	Units	
BV _{CES}	Collector to Emitter Breakdown Voltage	600	V	
I _{C25}	Collector Current Continuous, T _C = 25°C	75	Α	
I _{C110}	Collector Current Continuous, T _C = 110°C	60	Α	
I _{CM}	Collector Current Pulsed (Note 1)	240	Α	
V _{GES}	Gate to Emitter Voltage Continuous	±20	V	
V _{GEM}	Gate to Emitter Voltage Pulsed	±30	V	
SSOA	Switching Safe Operating Area at $T_J = 150^{\circ}$ C, Figure 2	150A at 600V		
E _{AS}	Pulsed Avalanche Energy, I _{CE} = 30A, L = 1mH, V _{DD} = 50V	480	mJ	
PD	Power Dissipation Total $T_C = 25^{\circ}C$	463	W	
	Power Dissipation Derating T _C > 25°C	3.7	W/°C	
ТJ	Operating Junction Temperature Range	-55 to 150	°C	
T _{STG}	Storage Junction Temperature Range	-55 to 150	°C	
operation o DTE:	seses above those listed in "Device Maximum Ratings" may cause permanent damage to the de f the device at these or any other conditions above those indicated in the operational sections o imited by maximum junction temperature.			

Device Marking Device 50N6S2 FGH50N6S2		g Device Package		Reel Size	Tape Width		Quantity	
		TO-247 Tube		N/A		30		
Electri	cal Char	acteristics T _J = 25°C	unless otherwi	se noted				
Symbol		Parameter	Test C	onditions	Min	Тур	Max	Units
Off State	e Characte	eristics						
BV _{CES}	Collector to I	Emitter Breakdown Voltage	I _C = 250μA, V _C	_{iE} = 0	600	-	-	V
BV _{ECS}	Emitter to Collector Breakdown Voltage		$I_{\rm C} = -10 {\rm mA}, V_{\rm GE} = 0$		20	-	-	V
I _{CES}	Collector to I	Emitter Leakage Current	$V_{CE} = 600V$	T _J = 25°C	-	-	250	μA
			-	T _J = 125°C	-	-	2.8	mA
I_{GES}	Gate to Emit	ter Leakage Current	$V_{GE} = \pm 20V$	1 -	-	-	±250	nA
on State	e Characte	ristics						
V _{CE(SAT)}	1	Emitter Saturation Voltage	I _C = 30A,	T _J = 25°C	-	1.9	2.7	V
0L(3AI)			$V_{GE} = 15V$	$T_{\rm J} = 125^{\circ}{\rm C}$	-	1.7	2.2	V
V _{EC}	Diode Forwa	rd Voltage	I _{EC} = 30A		-	2.2	2.6	V
	c Characte	riction						
	Gate Charge		I _C = 30A,	V _{GE} = 15V		70	85	nC
Q _{G(ON)}	Gale Charge	;	$V_{CE} = 300$ V	$V_{GE} = 13V$ $V_{GE} = 20V$	-	90	110	nC
V	Cata to Emit	tor Throshold Voltago			- 3.5	4.3	5.0	V
V _{GE(TH)} V _{GEP}	Gate to Emitter Threshold Voltage $I_C = 250\mu A$, $V_{CE} = V_{GE}$ Gate to Emitter Plateau Voltage $I_C = 30A$, $V_{CE} = 300V$			3.5	4.3 6.5	8.0	V	
SSOA	Switching SC	A	$T_J = 150^{\circ}C, V_{GE} = 15V, R_G = 3\Omega$ L = 100µH, V _{CE} = 600V		150	-	-	A
t _{d(ON)}	Current Turn	-On Delay Time	IGBT and Diode at $T_J = 25^{\circ}C$,		-	13	-	ns
t _{rl}	Current Rise	Time	I _{CE} = 30A,		-	15	-	ns
t _{d(OFF)} I	Current Turn	-Off Delay Time	V _{CE} = 390V,	F	-	55	-	ns
t _{fl}	Current Fall	Time	$-V_{GE} = 15V,$ $R_G = 3Ω$ $L = 200 \mu$ H Test Circuit - Figure 26		-	50	-	ns
E _{ON1}	Turn-On Ene	rgy (Note 2)			-	260	-	μJ
E _{ON2}	Turn-On Ene	ergy (Note 2)			-	330	-	μJ
E _{OFF}	Turn-Off Ene	ergy (Note 3)			-	250	350	μJ
t _{d(ON)} I	Current Turn	-On Delay Time	IGBT and Diode at $T_J = 125^{\circ}C$		-	13	-	ns
t _{rl}	Current Rise	Time	I _{CE} = 30A,		-	15	-	ns
t _{d(OFF)} I	Current Turn	-Off Delay Time	V _{CE} = 390V,	F	-	92	150	ns
t _{fl}	Current Fall	Time	$ V_{GE} = 15V, R_G = 3\Omega L = 200\mu H Test Circuit - Figure 26 $		-	88	100	ns
E _{ON1}	Turn-On Ene	ergy (Note 2)			-	260	-	μJ
E _{ON2}	Turn-On Ene	ergy (Note 2)			-	490	600	μJ
E _{OFF}	Turn-Off Ene	ergy (Note 3)			-	575	850	μJ
hermal	Characte	ristics						
$R_{ extsf{ heta}JC}$	Thermal Res	sistance Junction-Case	IGBT		-	-	0.27	°C/W
NOTE:								
2. Value: of the IC as the I	s for two Turn GBT only. E _{ON} GBT. The diod	-On loss conditions are sho ₁₂ is the turn-on loss when a de type is specified in figure	own for the conv a typical diode is 26.	enience of the circuis used in the test circ	it design cuit and	er. E _{ON1} i the diode	is the turr is at the	n-on los same T
3. Turn-0	Off Energy Lo	ss (E _{OFF}) is defined as the inding at the point where th 24-1 Method for Measurem Off Energy Loss.	integral of the i	nstantaneous power	loss sta	irting at t	ne trailing	g edge o

FGH50N6S2





FGH50N6S2 RevA3





Handling Precautions for IGBTs

Insulated Gate Bipolar Transistors are susceptible to gate-insulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. With proper handling and application procedures, however, IGBTs are currently being extensively used in production by numerous equipment manufacturers in military, industrial and consumer applications, with virtually no damage problems due to electrostatic discharge. IGBTs can be handled safely if the following basic precautions are taken:

- Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as "ECCOSORBD™ LD26" or equivalent.
- 2. When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means for example, with a metallic wristband.
- 3. Tips of soldering irons should be grounded.
- 4. Devices should never be inserted into or removed from circuits with power on.
- Gate Voltage Rating Never exceed the gatevoltage rating of V_{GEM}. Exceeding the rated V_{GE} can result in permanent damage to the oxide layer in the gate region.
- 6. Gate Termination The gates of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.
- 7. Gate Protection These devices do not have an internal monolithic Zener diode from gate to emitter. If gate protection is required an external Zener is recommended.

Operating Frequency Information

Operating frequency information for a typical device (Figure 3) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 5, 6, 7, 8, 9 and 11. The operating frequency plot (Figure 3) of a typical device shows f_{MAX1} or f_{MAX2} ; whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

 f_{MAX1} is defined by $f_{MAX1} = 0.05/(t_{d(OFF)I} + t_{d(ON)I})$. Deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{d(OFF)I}$ and $t_{d(ON)I}$ are defined in Figure 27. Device turn-off delay can establish an additional frequency limiting condition for an application other than T_{JM} . $t_{d(OFF)I}$ is important when controlling output ripple under a lightly loaded condition.

 $f_{MAX2} \text{ is defined by } f_{MAX2} = (P_D - P_C)/(E_{OFF} + E_{ON2}).$ The allowable dissipation (P_D) is defined by P_D = (T_{JM} - T_C)/R_{\theta JC}. The sum of device switching and conduction losses must not exceed P_D. A 50% duty factor was used (Figure 3) and the conduction losses (P_C) are approximated by P_C = (V_{CE} \times I_{CE})/2.

 E_{ON2} and E_{OFF} are defined in the switching waveforms shown in Figure 27. E_{ON2} is the integral of the instantaneous power loss ($I_{CE} \times V_{CE}$) during turn-on and E_{OFF} is the integral of the instantaneous power loss ($I_{CE} \times V_{CE}$) during turn-off. All tail losses are included in the calculation for E_{OFF} ; i.e., the collector current equals zero ($I_{CE} = 0$)

 $\mathsf{ECCOSORBD^{\mathrm{TM}}}$ is a Trademark of Emerson and Cumming, Inc.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT Quiet Series™	LittleFET™	Power247™	SuperSOT™-6
ActiveArray™	FAST®	MICROCOUPLER™	PowerTrench [®]	SuperSOT™-8
Bottomless™	FASTr™	MicroFET™	QFET [®]	SyncFET™
CoolFET™	FRFET™	MicroPak™	QS™	TinyLogic [®]
CROSSVOLT™	GlobalOptoisolator™	MICROWIRE™	QT Optoelectronics [™]	TINYOPTO™
DOME™	GTO™່	MSX™	Quiet Series [™]	TruTranslation™
EcoSPARK™	HiSeC™	MSXPro™	RapidConfigure™	UHC™
E ² CMOS [™]	I ² C [™]	OCX™	RapidConnect™	UltraFET [®]
EnSigna™	ImpliedDisconnect™	OCXPro™	SILENT SWITCHER®	VCX™
FACT™	ISOPLANAR™	OPTOLOGIC[®]	SMART START™	
Across the boar	d. Around the world.™	OPTOPLANAR™	SPM™	
The Power Fran		PACMAN™	Stealth™	
Programmable A		POP™	SuperSOT™-3	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Product Status	Definition
Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	Formative or In Design First Production Full Production