

April 2000

FQD7N30 / FQU7N30 **300V N-Channel MOSFET**

General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switching DC/DC converters, switch mode power supply.

Features

- 5.5A, 300V, R_{DS(on)} = 0.7Ω @V_{GS} = 10 V
 Low gate charge (typical 13 nC)
- Low Crss (typical 12 pF) •
- Fast switching
- · 100% avalanche tested
- · Improved dv/dt capability



Absolute Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter		FQD7N30 / FQU7N30	Units
V _{DSS}	Drain-Source Voltage		300	V
I _D	Drain Current - Continuous (T _C = 25°	C)	5.5	А
	- Continuous (T _C = 100°C)		3.48	А
I _{DM}	Drain Current - Pulsed	(Note 1)	22	А
V _{GSS}	Gate-Source Voltage		± 30	V
E _{AS}	Single Pulsed Avalanche Energy	(Note 2)	380	mJ
I _{AR}	Avalanche Current	(Note 1)	5.5	А
E _{AR}	Repetitive Avalanche Energy	(Note 1)	5.0	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	4.5	V/ns
PD	Power Dissipation ($T_A = 25^{\circ}C$) *		2.5	W
	Power Dissipation (T _C = 25°C)		50	W
	- Derate above 25°C		0.4	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	°C
TL	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C

Thermal Characteristics

Symbol	Parameter	Тур	Max	Units
$R_{ extsf{ heta}JC}$	Thermal Resistance, Junction-to-Case		2.5	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *		50	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		110	°C/W

racteristics Drain-Source Breakdown Voltage Breakdown Voltage Temperature Coefficient						Units
Drain-Source Breakdown Voltage Breakdown Voltage Temperature						
o 1	V _{GS} = 0 V, I _D = 250 μA		300			V
	$I_D = 250 \ \mu$ A, Referenced to 25°C			0.3		V/°C
Zero Gate Voltage Drain Current	V _{DS} = 300 V, V _{GS} = 0 V				1	μA
	V _{DS} = 240 V, T _C = 125°C			-	10	μA
Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{DS} = 0 V		-	-	100	nA
Gate-Body Leakage Current, Reverse	V _{GS} = -30 V, V _{DS} = 0 V				-100	nA
rantaristics						
	Vps = Vcs. lp = 250 µA		3.0		5.0	V
Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 2.75 \text{ A}$			0.53	0.7	Ω
Forward Transconductance	$V_{DS} = 50 \text{ V}, I_{D} = 2.75 \text{ A}$ (Note 4)			4.0		S
				12	10	pF
				12	35	ns
	V _{DD} = 150 V, I _D = 7.0 A,			75	160	ns
Lurn-On Rise Lime	R _G = 25 Ω			10		
Turn-On Rise Time	K _G – 25 12			25	60	
Turn-Off Delay Time	κ _G – 25 Ω	(Note 4, 5)		25 35	60 80	ns
Turn-Off Delay Time Turn-Off Fall Time		(Note 4, 5)		35	60 80 17	ns ns
Turn-Off Delay Time	V _{DS} = 240 V, I _D = 7.0 A,	(Note 4, 5)			80	ns
Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge		(Note 4, 5) (Note 4, 5)		35 13	80 17	ns ns nC
Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge	V _{DS} = 240 V, I _D = 7.0 A, V _{GS} = 10 V	(Note 4, 5)		35 13 3.4	80 17 	ns ns nC nC
Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Durce Diode Characteristics au Maximum Continuous Drain-Source Dio	$V_{DS} = 240 \text{ V}, \text{ I}_{D} = 7.0 \text{ A},$ $V_{GS} = 10 \text{ V}$ nd Maximum Rating ode Forward Current	(Note 4, 5)		35 13 3.4	80 17 5.5	ns nC nC nC
Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Durce Diode Characteristics and Maximum Continuous Drain-Source Diode Maximum Pulsed Drain-Source Diode F	$V_{DS} = 240 \text{ V}, \text{ I}_{D} = 7.0 \text{ A},$ $V_{GS} = 10 \text{ V}$ nd Maximum Rating inde Forward Current Forward Current	(Note 4, 5)		35 13 3.4	80 17 	ns ns nC nC
Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Durce Diode Characteristics and Maximum Continuous Drain-Source Diode F Drain-Source Diode Forward Voltage	$V_{DS} = 240 \text{ V}, \text{ I}_{D} = 7.0 \text{ A},$ $V_{GS} = 10 \text{ V}$ The Maximum Rating ode Forward Current forwa	(Note 4, 5)		35 13 3.4 6.4 	80 17 5.5 22 1.5	ns nC nC nC
Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Durce Diode Characteristics and Maximum Continuous Drain-Source Diode Maximum Pulsed Drain-Source Diode F	$V_{DS} = 240 \text{ V}, \text{ I}_{D} = 7.0 \text{ A},$ $V_{GS} = 10 \text{ V}$ nd Maximum Rating inde Forward Current Forward Current	(Note 4, 5)		35 13 3.4 6.4 	80 17 5.5 22	ns ns nC nC nC
	acteristics Gate Threshold Voltage Static Drain-Source	acteristicsGate Threshold Voltage $V_{DS} = V_{GS}$, $I_D = 250 \mu A$ Static Drain-Source $V_{GS} = 10 V$, $I_D = 2.75 A$ On-Resistance $V_{DS} = 50 V$, $I_D = 2.75 A$ Forward Transconductance $V_{DS} = 50 V$, $I_D = 2.75 A$ Characteristics Input CapacitanceInput Capacitance $V_{DS} = 25 V$, $V_{GS} = 0 V$, f = 1.0 MHzReverse Transfer Capacitancereverse Transfer Capacitance B Characteristics Turn-On Delay Time	acteristicsGate Threshold Voltage $V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$ Static Drain-Source On-Resistance $V_{GS} = 10 \ V$, $I_D = 2.75 \ A$ Forward Transconductance $V_{DS} = 50 \ V$, $I_D = 2.75 \ A$ Forward Transconductance $V_{DS} = 50 \ V$, $I_D = 2.75 \ A$ CharacteristicsInput Capacitance $V_{DS} = 25 \ V$, $V_{GS} = 0 \ V$, f = 1.0 MHzReverse Transfer Capacitance $f = 1.0 \ MHz$ Turn-On Delay Time	acteristicsGate Threshold Voltage $V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$ 3.0Static Drain-Source $V_{GS} = 10 \ V$, $I_D = 2.75 \ A$ On-Resistance $V_{DS} = 50 \ V$, $I_D = 2.75 \ A$ Forward Transconductance $V_{DS} = 50 \ V$, $I_D = 2.75 \ A$ Characteristics Input Capacitance $V_{DS} = 25 \ V$, $V_{GS} = 0 \ V$,Qutput Capacitance $f = 1.0 \ MHz$ reserves Transfer Capacitance nume Characteristics Turn-On Delay Time	acteristicsGate Threshold Voltage $V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$ 3.0 $$ Static Drain-Source $V_{GS} = 10 \ V$, $I_D = 2.75 \ A$ $$ 0.53 On-Resistance $V_{DS} = 50 \ V$, $I_D = 2.75 \ A$ $$ 0.53 Forward Transconductance $V_{DS} = 50 \ V$, $I_D = 2.75 \ A$ $$ 4.0 CharacteristicsInput Capacitance $V_{DS} = 25 \ V$, $V_{GS} = 0 \ V$, $$ 470 Output Capacitance $f = 1.0 \ MHz$ $$ 120 Input Capacitance $T_{UTD} \ Delay \ Time$ $$ 13	acteristicsGate Threshold Voltage $V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$ 3.0 $$ 5.0 Static Drain-Source $V_{GS} = 10 \ V$, $I_D = 2.75 \ A$ $$ 0.53 0.7 On-Resistance $V_{DS} = 50 \ V$, $I_D = 2.75 \ A$ $$ 0.53 0.7 Forward Transconductance $V_{DS} = 50 \ V$, $I_D = 2.75 \ A$ $$ 4.0 $$ CharacteristicsInput Capacitance $V_{DS} = 25 \ V$, $V_{GS} = 0 \ V$, $f = 1.0 \ MHz$ $$ $470 \ 610$ $$ Input Capacitance $V_{DS} = 25 \ V$, $V_{GS} = 0 \ V$, $f = 1.0 \ MHz$ $$ $12 \ 16$ Input Capacitance $V_{DS} = 25 \ V$, $V_{GS} = 0 \ V$, $Turn-On Delay Time13 \ 35$

FQD7N30 / FQU7N30











FQD7N30 / FQU7N30





TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx[™] Bottomless[™] CoolFET[™] CROSSVOLT[™] E^2 CMOS[™] FACT[™] FACT Quiet Series[™] FAST[®] FAST[®] FASTr[™] GTO[™] HiSeC[™] ISOPLANAR[™] MICROWIRE[™] POP[™] PowerTrench[®] QFET[™] QS[™] Quiet Series[™] SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET[™] TinyLogic[™] UHC[™] VCX[™]

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to

result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.