June 2001

# HGT1N30N60A4D



# HGT1N30N60A4D

# 600V, SMPS Series N-Channel IGBT with Anti-Parallel Hyperfast Diode

# **General Description**

The HGT1N30N60A4D is a MOS gated high voltage switching device combining the best features of a MOSFETs and a bipolar transistor. These devices have the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between 25°C and 150°C. This IGBT is ideal for many high voltage switching applications operating at high frequencies where low conduction losses are essential. This device has been optimized for high frequency switch mode power supplies.

Formerly Developmental Type TA49345.

# Features

- 100kHz Operation At 390V, 20A
- 600V Switching SOA Capability
- Low Conduction Loss



# Device Maximum Ratings T<sub>C</sub>= 25°C unless otherwise noted

Symbol	Parameter	Ratings	Units	
BV <sub>CES</sub>	Collector to Emitter Breakdown Voltage	600	V	
I <sub>C25</sub>	Collector Current Continuous, At Starting T <sub>C</sub> = 25°C	96	Α	
I <sub>C110</sub>	Collector Current Continuous, At Starting T <sub>C</sub> = 110°C	39	Α	
I <sub>CM</sub>	Collector Current Pulsed (Note 1)	240	Α	
V <sub>GES</sub>	Gate to Emitter Voltage Continuous	±20	V	
V <sub>GEM</sub>	Gate to Emitter Voltage Pulsed	±30	V	
SSOA	Switching Safe Operating Area at $T_J = 150^{\circ}$ C, Figure 2	150A at 600V		
$P_D$ Power Dissipation Total $T_C = 25^{\circ}C$		255	W	
	Power Dissipation Derating $T_{C} > 25^{\circ}C$	2.0	W/°C	
VISOL	RMS Isolation Voltage, Any Terminal to Case, t = 1 min.	2500	V	
ТJ	Operating Junction Temperature Range	-55 to 150	°C	
T <sub>STG</sub>	Storage Junction Temperature Range	-55 to 150	°C	
	Baseplate Screw Torque 4mm Metric Screw Size	1.5	N-m	
	Terminal Screw Torque 4mm Metric Screw Size	1.7	N-m	
operation o DTE:	sees above those listed in "Absolute Maximum Ratings" may cause permanent damage to of the device at these or any other conditions above those indicated in the operational sec imited by maximum junction temperature.			

Device Marking Device		Package	Tape Width			Quantity		
30N60A4D HGT1N30N60A4D		SOT-227		-			-	
lectric	al Char	acteristics T <sub>J</sub> = 25°C u	unless otherwise	noted				
Symbol		Parameter	Test Co	onditions	Min	Тур	Max	Units
ff State	Characte	eristics	•					
BV <sub>CES</sub>		to Emitter Breakdown Voltage	e Ι <sub>C</sub> = 250μΑ, \	/or = 0	600	-	-	V
I <sub>CES</sub>	-	to Emitter Leakage Current	$V_{CE} = 600V$	T <sub>J</sub> = 25°C	-	-	250	μA
010			CL	T <sub>J</sub> = 125°C	-	-	2.8	mA
I <sub>GES</sub>	Gate to E	mitter Leakage Current	$V_{GE} = \pm 20V$		-	-	±250	nA
n State	Characte	pristics						
V <sub>CE(SAT)</sub>	1	to Emitter Saturation Voltage	I <sub>C</sub> = 30A,	T <sub>J</sub> = 25°C	-	1.8	2.7	V
·CE(SAT)	001100101		$V_{GE} = 15V$	$T_{\rm J} = 125^{\circ}{\rm C}$	-	1.6	2.0	V
$V_{EC}$	Diode Fo	rward Voltage	I <sub>EC</sub> = 30A	3	-	2.2	2.5	V
	Charact	ristics	<u> </u>	Į				
			1 204	\/1 <u>5\/</u>		225	270	r.C
Q <sub>G(ON)</sub>	Gate Cha	uge	$I_{C} = 30A,$ $V_{CE} = 300V$	V <sub>GE</sub> = 15V V <sub>GE</sub> = 20V	-	225 300	270 360	nC nC
V <sub>GE(TH)</sub>	Gate to F	mitter Threshold Voltage	I <sub>C</sub> = 250μA, \		- 4.5	5.2	7.0	V
V <sub>GEP</sub>		mitter Plateau Voltage	$I_{\rm C} = 30$ A, $V_{\rm CE}$		-	8.5	-	V
-	g Charac						1	
SSOA	A Switching SOA		$T_J = 150^{\circ}C, R_G = 3\Omega, V_{GE} = 15V, L = 100\mu H, V_{CE} = 600V$		150	-	-	A
t <sub>d(ON)</sub>	Current T	urn-On Delay Time		de at $T_{I} = 25^{\circ}C$ ,	-	25	-	ns
t <sub>rl</sub>	Current F		$I_{CE} = 30A,$ $V_{CE} = 390V,$ $V_{GE} = 15V,$		-	12	-	ns
t <sub>d(OFF)</sub> I	Current T	urn-Off Delay Time			-	150	-	ns
t <sub>fl</sub>	Current F	all Time			-	38	-	ns
E <sub>ON1</sub>	Turn-On I	Energy (Note 2)	R <sub>G</sub> = 3Ω L = 200μH		-	280	-	μJ
E <sub>ON2</sub>	Turn-On I	Energy (Note 2)	Test Circuit - F	igure 24	-	600	-	μJ
E <sub>OFF</sub>		Energy (Note 3)		-	-	240	350	μJ
t <sub>d(ON)I</sub>		urn-On Delay Time	IGBT and Diod	de at T <sub>J</sub> = 125°C	-	24	-	ns
t <sub>rl</sub>	Current F		I <sub>CE</sub> = 30A,	-	-	11	-	ns
t <sub>d(OFF)</sub> I	Current T	urn-Off Delay Time	$V_{CE} = 390V,$		-	180	200	ns
t <sub>fl</sub>	Current F	all Time	- V <sub>GE</sub> = 15V, R <sub>G</sub> = 3Ω		-	58	70	ns
E <sub>ON1</sub>	Turn-On I	Energy (Note 2)	$L = 200 \mu H$		-	280	-	μJ
E <sub>ON2</sub>	Turn-On I	Energy (Note 2)	Test Circuit - F	igure 24	-	1000	1200	μJ
E <sub>OFF</sub>		Energy (Note 3)			-	450	750	μJ
t <sub>rr</sub>	Diode Re	Diode Reverse Recovery Time		$C/dt = 200A/\mu s$	-	40	55	ns
			$I_{EC} = 1A, dI_{EC}$	/dt = 200A/µs	-	30	42	ns
hermal (	Characte	ristics						
	Thermal	Resistance Junction-Case	IGBT		-	-	0.49	°C/W
$R_{\theta JC}$			Diode		l I	1	2.0	°C/W









# Test Circuit and Waveforms



Figure 24. Inductive Switching Test Circuit

# Handling Precautions for IGBTs

Insulated Gate Bipolar Transistors are susceptible to gate-insulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. With proper handling and application procedures, however, IGBTs are currently being extensively used in production by numerous equipment manufacturers in military, industrial and consumer applications, with virtually no damage problems due to electrostatic discharge. IGBTs can be handled safely if the following basic precautions are taken:

- Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as "ECCOSORBD™ LD26" or equivalent.
- 2. When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means for example, with a metallic wristband.
- 3. Tips of soldering irons should be grounded.
- 4. Devices should never be inserted into or removed from circuits with power on.
- Gate Voltage Rating Never exceed the gatevoltage rating of V<sub>GEM</sub>. Exceeding the rated V<sub>GE</sub> can result in permanent damage to the oxide layer in the gate region.
- 6. Gate Termination The gates of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.
- 7. Gate Protection These devices do not have an internal monolithic Zener diode from gate to emitter. If gate protection is required an external Zener is recommended.



Figure 25. Switching Test Waveforms

# **Operating Frequency Information**

Operating frequency information for a typical device (Figure 3) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current ( $I_{CE}$ ) plots are possible using the information shown for a typical unit in Figures 5, 6, 7, 8, 9 and 11. The operating frequency plot (Figure 3) of a typical device shows  $f_{MAX1}$  or  $f_{MAX2}$ ; whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

 $f_{MAX1}$  is defined by  $f_{MAX1}$  = 0.05/( $t_{d(OFF)I}$ +  $t_{d(ON)I}$ ). Deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible.  $t_{d(OFF)I}$  and  $t_{d(ON)I}$  are defined in Figure 25. Device turn-off delay can establish an additional frequency limiting condition for an application other than  $T_{JM}$ .  $t_{d(OFF)I}$  is important when controlling output ripple under a lightly loaded condition.

 $f_{MAX2}$  is defined by  $f_{MAX2} = (P_D - P_C)/(E_{OFF} + E_{ON2})$ . The allowable dissipation  $(P_D)$  is defined by  $P_D = (T_{JM} - T_C)/R_{\theta JC}$ . The sum of device switching and conduction losses must not exceed  $P_D$ . A 50% duty factor was used (Figure 3) and the conduction losses  $(P_C)$  are approximated by  $P_C = (V_{CE} \times I_{CE})/2$ .

 $E_{ON2}$  and  $E_{OFF}$  are defined in the switching waveforms shown in Figure 25.  $E_{ON2}$  is the integral of the instantaneous power loss ( $I_{CE} \times V_{CE}$ ) during turn-on and  $E_{OFF}$  is the integral of the instantaneous power loss ( $I_{CE} \times V_{CE}$ ) during turn-off. All tail losses are included in the calculation for  $E_{OFF}$ ; i.e., the collector current equals zero ( $I_{CE} = 0$ )

ECCOSORBD<sup>™</sup> is a Trademark of Emerson and Cumming, Inc.

©2001 Fairchild Semiconductor Corporation

# SOT-227B

ISOTOP PACKAGE



	INC	INCHES MILLIMETE		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
А	1.240	1.255	31.50	31.88	-	
В	0.310	0.322	7.87	8.18	-	
С	0.163	0.169	4.14	4.29	-	
D	0.163	0.169	4.14	4.29	-	
Е	0.165	0.169	4.19	4.29	-	
F	0.588	0.594	14.99	15.09	-	
G	1.186	1.192	30.12	30.28	-	
н	1.494	1.504	37.95	38.20	-	
I	0.976	0.986	24.79	25.04	-	
J	0.472	0.480	11.99	12.19	-	
к	0.372	0.378	9.45	9.60	-	
L	0.030	0.033	0.76	0.84	-	
М	0.495	0.506	12.57	12.85	-	
Ν	0.990	1.000	25.15	25.40	-	
0	0.080	0.084	2.03	2.13	-	
Р	0.108	0.124	2.74	3.15	-	
Q	1.049	1.059	26.64	26.90	-	
R	0.164	0.174	4.16	4.42	-	
S	0.186	0.191	4.72	4.85	-	

Rev. 0 8/00

# HGT1N30N60A4D

# TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

	TR
ACEx™	FAST <sup>®</sup>
Bottomless™	FASTr™
CoolFET™	FRFET™
CROSSVOLT™	GlobalOptoisolator™
DenseTrench™	GTO™
DOME™	HiSeC™
EcoSPARK™	ISOPLANAR™
E <sup>2</sup> CMOS™	LittleFET™
Ensigna™	MicroFET™
FACT™	MICROWIRE™
FACT Quiet Series™	OPTOLOGIC™
STAR*POWER is used under lice	nse

OPTOPLANAR<sup>™</sup> PACMAN<sup>™</sup> POP<sup>™</sup> Power247<sup>™</sup> PowerTrench<sup>®</sup> QFET<sup>™</sup> QS<sup>™</sup> QTOptpelectronics<sup>™</sup> Quiet Series<sup>™</sup> SILENTSWITCHER<sup>®</sup> SMART START<sup>™</sup> STAR\*POWER™ Stealth™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SyncFET™ TinyLogic™ TruTranslation™ UHC™ UHC™ UltraFET<sup>®</sup> VCX™

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR

# CORPORATION.

# As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

# PRODUCT STATUS DEFINITIONS

### **Definition of Terms**

Datasheet Identification	Product Status	Definition			
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.			
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.			
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.			