

HGTD7N60C3, HGTD7N60C3S, HGTP7N60C3

June 1996

14A, 600V, UFS Series N-Channel IGBT

Features

- 14A, 600V at T_C = +25^oC
- 600V Switching SOA Capability
- Typical Fall Time 140ns at T_J = +150^oC
- Short Circuit Rating
- Low Conduction Loss

Description

The HGTD7N60C3, HGTD7N60C3S and HGTP7N60C3 are MOS gated high voltage switching devices combining the best features of MOSFETs and bipolar transistors. These devices have the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C.

The IGBT is ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.

PACKAGING AVAILABILITY					
PART NUMBER	PACKAGE	BRAND			
HGTD7N60C3	TO-251AA	G7N60C			
HGTD7N60C3S	TO-252AA	G7N60C			
HGTP7N60C3	TO-220AB	G7N60C3			
NOTE: When orderin	a use the entire part r	umber			

NOTE: When ordering, use the entire part number.

Add the suffix 9A to obtain the TO-252AA variant in tape and reel, i.e. HGTD7N60C3S9A.

Formerly Developmental Type TA49115.

Absolute Maximum Ratings T_C = +25°C, Unless Otherwise Specified





HGTD7N60C3, HGTD7N60C3S

	HGTP7N60C3	UNITS
Collector-Emitter VoltageBV _{CES}	600	V
Collector Current Continuous		
At T _C = +25 ^o C I _{C25}	14	А
At $T_{C} = +110^{\circ}C$ I_{C110}	7	А
Collector Current Pulsed (Note 1)ICM	56	А
Gate-Emitter Voltage Continuous	±20	V
Gate-Emitter Voltage PulsedVGEM	±30	V
Switching Safe Operating Area at T _J = +150 ^o C, Figure 14SSOA	40A at 480V	
Power Dissipation Total at $T_C = +25^{\circ}C$ P_D	60	W
Power Dissipation Derating $T_C > +25^{\circ}C$	0.48	W/ ^o C
Reverse Voltage Avalanche Energy EARV	100	mJ
Operating and Storage Junction Temperature Range	-40 to +150	°C
Maximum Lead Temperature for SolderingTL	260	°C
Short Circuit Withstand Time (Note 2) at V _{GE} = 15V t _{SC}	1	μs
Short Circuit Withstand Time (Note 2) at V _{GE} = 10V t _{SC}	8	μs
NOTES:		
1 Repetitive Rating: Pulse width limited by maximum junction temperature		

Repetitive Rating: Pulse width limited by maximum junction temperature.

2. $V_{CE(PK)} = 360V$, $T_J = +125^{\circ}C$, $R_{GE} = 50\Omega$.

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper ESD handling procedures. Copyright C Harris Corporation 1996

Specifications HGTD7N60C3, HGTD7N60C3S, HGTP7N60C3

PARAMETERS	SYMBOL	TEST CON	IDITIONS	MIN	ТҮР	МАХ	UNITS
Collector-Emitter Breakdown Voltage	BV _{CES}	$I_{C} = 250 \mu A, V_{GE} = 0 V$		600	-	-	V
Emitter-Collector Breakdown Voltage	BV _{ECS}	$I_{C} = 3mA, V_{GE} = 0$	V	16	30	-	V
Collector-Emitter Leakage Current	I _{CES}	$V_{CE} = BV_{CES}$	T _C = +25 ^o C	-	-	250	μΑ
		$V_{CE} = BV_{CES}$	T _C = +150 ^o C	-	-	2.0	mA
V _{GF} = 15V	T _C = +25 ^o C	-	1.6	2.0	V		
		V _{GE} = 15V	T _C = +150 ^o C	-	1.9	2.4	V
Gate-Emitter Threshold Voltage	V _{GE(TH)}	$I_C = 250\mu A,$ $V_{CE} = V_{GE}$	T _C = +25 ^o C	3.0	5.0	6.0	V
Gate-Emitter Leakage Current	I _{GES}	$V_{GE} = \pm 25V$		-	-	±250	nA
Switching SOA	SSOA	$T_{J} = +150^{o}C$ $R_{G} = 50\Omega$ $V_{GE} = 15V$ $L = 1mH$	V _{CE(PK)} = 480V	40	-	-	A
			V _{CE(PK)} = 600V	6	-	-	A
Gate-Emitter Plateau Voltage	V _{GEP}	$I_{C} = I_{C110}, V_{CE} = 0.5 \text{ BV}_{CES}$		-	8	-	V
On-State Gate Charge	Q _{G(ON)}	$I_{C} = I_{C110},$	V _{GE} = 15V	-	23	30	nC
		$V_{CE} = 0.5 BV_{CES}$	V _{GE} = 20V	-	30	38	nC
Current Turn-On Delay Time	^t D(ON)I	T _J = 150 ^o C		-	8.5	-	ns
Current Rise Time	t _{RI}	I _{CE} = I _{C110} V _{CE(PK)} = 0.8 BV _C	ES	-	11.5	-	ns
Current Turn-Off Delay Time	^t D(OFF)I	V _{GE} = 15V R _G = 50Ω		-	350	400	ns
Current Fall Time	t _{FI}	L = 1.0mH		-	140	275	ns
Turn-On Energy	E _{ON}		1		165	-	μJ
Turn-Off Energy (Note 1)	E _{OFF}			-	600	-	μJ
Thermal Resistance	R _{θJC}			-	-	2.1	°C/W

... :0

NOTE:

1. Turn-Off Energy Loss (E_{OFF}) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I_{CE} = 0A). The HGTD7N60C3, HGTD7N60C3S and HGTP7N60C3 were tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-Off Switching Loss. This test method produces the true total Turn-Off Energy Loss. Turn-On losses include diode losses.

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951







Test Circuit and Waveforms



FIGURE 18. INDUCTIVE SWITCHING TEST CIRCUIT



FIGURE 19. SWITCHING TEST WAVEFORMS

Handling Precautions for IGBTs

Insulated Gate Bipolar Transistors are susceptible to gateinsulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. With proper handling and application procedures, however, IGBTs are currently being extensively used in production by numerous equipment manufacturers in military, industrial and consumer applications, with virtually no damage problems due to electrostatic discharge. IGBTs can be handled safely if the following basic precautions are taken:

- Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as †"ECCOSORBD LD26" or equivalent.
- 2. When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means - for example, with a metallic wristband.
- 3. Tips of soldering irons should be grounded.
- 4. Devices should never be inserted into or removed from circuits with power on.
- 5. Gate Voltage Rating Never exceed the gate-voltage rating of V_{GEM} . Exceeding the rated V_{GE} can result in permanent damage to the oxide layer in the gate region.
- 6. Gate Termination The gates of these devices are essentially capacitors. Circuits that leave the gate opencircuited or floating should be avoided. These conditions can result in turn-on of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.
- Gate Protection These devices do not have an internal monolithic Zener diode from gate to emitter. If gate protection is required an external Zener is recommended.

† Trademark Emerson and Cumming, Inc.

Operating Frequency Information

Operating Frequency Information for a Typical Device

Figure 13 is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 4, 7, 8, 11 and 12. The operating frequency plot (Figure 13) of a typical device shows f_{MAX1} or f_{MAX2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

 f_{MAX1} is defined by $f_{MAX1} = 0.05/(t_{D(OFF)I} + t_{D(ON)I})$. Deadtime (the denominator) has been arbitrarily held to 10% of the on- state time for a 50% duty factor. Other definitions are possible. $t_{D(OFF)I}$ and $t_{D(ON)I}$ are defined in Figure 19.

Device turn-off delay can establish an additional frequency limiting condition for an application other than T_{JMAX} . $t_{D(OFF)I}$ is important when controlling output ripple under a lightly loaded condition.

 f_{MAX2} is defined by $f_{MAX2} = (P_D - P_C)/(E_{OFF} + E_{ON})$. The allowable dissipation (P_D) is defined by $P_D = (T_{JMAX} - T_C)/R_{\theta JC}$. The sum of device switching and conduction losses must not exceed P_D . A 50% duty factor was used (Figure 13) and the conduction losses (P_C) are approximated by $P_C = (V_{CE} \times I_{CE})/2$. E_{ON} and E_{OFF} are defined in the switching waveforms shown in Figure 19. E_{ON} is the integral of the instantaneous power loss ($I_{CE} \times V_{CE}$) during turn-on and E_{OFF} is the integral of the instantaneous power loss ($I_{CE} \times V_{CE}$) during turn-off. All tail losses are included in the calculation for E_{OFF} ; i.e. the collector current equals zero ($I_{CF} = 0$).

Packaging



LEAD #	TERMINAL
1	Gate
2	Collector
3	Emitter
Term. 4	Collector

TO-251AA

3 LEAD JEDEC TO-251AA PLASTIC PACKAGE

	INCHES MILLIM			ETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.086	0.094	2.19	2.38	-
A ₁	0.018	0.022	0.46	0.55	3, 4
b	0.028	0.032	0.72	0.81	3, 4
b ₁	0.033	0.040	0.84	1.01	3
b ₂	0.205	0.215	5.21	5.46	3, 4
С	0.018	0.022	0.46	0.55	3, 4
D	0.270	0.290	6.86	7.36	-
E	0.250	0.265	6.35	6.73	-
е	0.090) TYP	2.28	TYP	5
e ₁	0.180	0.180 BSC		BSC	5
H ₁	0.035	0.045	0.89	1.14	-
J ₁	0.040	0.045	1.02	1.14	6
L	0.355	0.375	9.02	9.52	-
L ₁	0.075	0.090	1.91	2.28	2

NOTES:

1. These dimensions are within allowable dimensions of Rev. C of JEDEC TO-251AA outline dated 9-88.

- 2. Solder finish uncontrolled in this area.
- 3. Dimension (without solder).
- 4. Add typically 0.002 inches (0.05mm) for solder plating.
- 5. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
- 6. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
- 7. Controlling dimension: Inch.
- 8. Revision 2 dated 10-95.

Packaging (Continued)



MINIMUM PAD SIZE RECOMMENDED FOR SURFACE-MOUNTED APPLICATIONS

LEAD #	TERMINAL
1	Gate
3	Emitter
Term. 4	Collector

TO-252AA

SURFACE MOUNT JEDEC TO-252AA PLASTIC PACKAGE

	INC	HES	MILLIM	ETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.086	0.094	2.19	2.38	-
A ₁	0.018	0.022	0.46	0.55	4, 5
b	0.028	0.032	0.72	0.81	4, 5
b ₁	0.033	0.040	0.84	1.01	4
b ₂	0.205	0.215	5.21	5.46	4, 5
b ₃	0.190	-	4.83	-	2
С	0.018	0.022	0.46	0.55	4, 5
D	0.270	0.290	6.86	7.36	-
E	0.250	0.265	6.35	6.73	-
е	0.090	0.090 TYP		TYP	7
e ₁	0.180	0.180 BSC		BSC	7
H ₁	0.035	0.045	0.89	1.14	-
J ₁	0.040	0.045	1.02	1.14	-
L	0.100	0.115	2.54	2.92	-
L ₁	0.020	-	0.51	-	4, 6
L ₂	0.025	0.040	0.64	1.01	3
L ₃	0.170	-	4.32	-	2

NOTES:

1. These dimensions are within allowable dimensions of Rev. B of JEDEC TO-252AA outline dated 9-88.

- 2. L₃ and b_3 dimensions establish a minimum mounting surface for terminal 4.
- 3. Solder finish uncontrolled in this area.
- 4. Dimension (without solder).
- 5. Add typically 0.002 inches (0.05mm) for solder plating.
- 6. L₁ is the terminal length for soldering.
- 7. Position of lead to be measured 0.090 inches (2.28mm) from bottom of dimension D.
- 8. Controlling dimension: Inch.
- 9. Revision 5 dated 10-95.



Packaging (Continued)



LEAD #	TERMINAL
1	Gate
2	Collector
3	Emitter
Term. 4	Collector

TO-220AB

3 LEAD JEDEC TO-220AB PLASTIC PACKAGE

	INCHES MILLIMETERS				
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.170	0.180	4.32	4.57	-
A ₁	0.048	0.052	1.22	1.32	-
b	0.030	0.034	0.77	0.86	3, 4
b ₁	0.045	0.055	1.15	1.39	2, 3
С	0.014	0.019	0.36	0.48	2, 3, 4
D	0.590	0.610	14.99	15.49	-
D ₁	-	0.160	-	4.06	-
E	0.395	0.410	10.04	10.41	-
E ₁	-	0.030	-	0.76	-
е	0.100) TYP	2.54	TYP	5
e ₁	0.200	0.200 BSC		BSC	5
H ₁	0.235	0.255	5.97	6.47	-
J ₁	0.100	0.110	2.54	2.79	6
L	0.530	0.550	13.47	13.97	-
L ₁	0.130	0.150	3.31	3.81	2
ØP	0.149	0.153	3.79	3.88	-
Q	0.102	0.112	2.60	2.84	-

NOTES:

1. These dimensions are within allowable dimensions of Rev. J of JEDEC TO-220AB outline dated 3-24-87.

- 2. Lead dimension and finish uncontrolled in L1.
- 3. Lead dimension (without solder).
- 4. Add typically 0.002 inches (0.05mm) for solder coating.
- 5. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
- 6. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
- 7. Controlling dimension: Inch.
- 8. Revision 1 dated 1-93.

All Harris Semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Harris Semiconductor products are sold by description only. Harris Semiconductor reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Harris is believed to be accurate and reliable. However, no responsibility is assumed by Harris or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Harris or its subsidiaries.

Sales Office Headquarters

For general information regarding Harris Semiconductor and its products, call 1-800-4-HARRIS

NORTH AMERICA

Harris Semiconductor P. O. Box 883, Mail Stop 53-210 Melbourne, FL 32902 TEL: 1-800-442-7747 (407) 729-4984 FAX: (407) 729-5321

EUROPE

Harris Semiconductor Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05



ASIA Harris Semiconductor PTE Ltd. No. 1 Tannery Road Cencon 1, #09-01 Singapore 1334 TEL: (65) 748-4200 FAX: (65) 748-0400