



AUTOMOTIVE MOSFET

**IRFP2907**

HEXFET® Power MOSFET



$V_{DSS} = 75V$
$R_{DS(on)} = 4.5m\Omega$
$I_D = 209A@$



**Typical Applications**

- Integrated Starter Alternator
- 42 Volts Automotive Electrical Systems

**Benefits**

- Advanced Process Technology
- Ultra Low On-Resistance
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Repetitive Avalanche Allowed up to  $T_{jmax}$

**Description**

Specifically designed for Automotive applications, this Stripe Planar design of HEXFET® Power MOSFETs utilizes the lastest processing techniques to achieve extremely low on-resistance per silicon area. Additional features of this HEXFET power MOSFET are a 175°C junction operating temperature, fast switching speed and improved repetitive avalanche rating. These benefits combine to make this design an extremely efficient and reliable device for use in Automotive applications and a wide variety of other applications.


**Absolute Maximum Ratings**

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	209@	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	148@	
$I_{DM}$	Pulsed Drain Current ①	840	
$P_D @ T_C = 25^\circ C$	Power Dissipation	470	W
	Linear Derating Factor	3.1	W/°C
$V_{GS}$	Gate-to-Source Voltage	± 20	V
$E_{AS}$	Single Pulse Avalanche Energy ②	1970	mJ
$I_{AR}$	Avalanche Current	See Fig.12a, 12b, 15, 16	
$E_{AR}$	Repetitive Avalanche Energy ③	mJ	
$dv/dt$	Peak Diode Recovery $dv/dt$ ④	5.0	V/ns
$T_J$	Operating Junction and	-55 to + 175	°C
$T_{STG}$	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case )	
	Mounting Torque, 6-32 or M3 screw	10 lbf·in (1.1N·m)	


**Thermal Resistance**

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	0.32	°C/W
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	0.24	—	
$R_{\theta JA}$	Junction-to-Ambient	—	40	

**Electrical Characteristics @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**


	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	75	—	—	V	$V_{GS} = 0V, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.085	—	$\text{V}/^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
$R_{DS(\text{on})}$	Static Drain-to-Source On-Resistance	—	3.6	4.5	$\text{m}\Omega$	$V_{GS} = 10V, I_D = 125\text{A}$ ④
$V_{GS(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = 10V, I_D = 250\mu\text{A}$
$g_{fs}$	Forward Transconductance	130	—	—	S	$V_{DS} = 25V, I_D = 125\text{A}$
$I_{DSS}$	Drain-to-Source Leakage Current	—	—	20	$\mu\text{A}$	$V_{DS} = 75V, V_{GS} = 0V$
		—	—	250		$V_{DS} = 60V, V_{GS} = 0V, T_J = 150^\circ\text{C}$
$I_{GSS}$	Gate-to-Source Forward Leakage	—	—	200	$\text{nA}$	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-200		$V_{GS} = -20V$
$Q_g$	Total Gate Charge	—	410	620	$\text{nC}$	$I_D = 125\text{A}$
$Q_{gs}$	Gate-to-Source Charge	—	92	140		$V_{DS} = 60V$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge	—	140	210		$V_{GS} = 10V$ ④
$t_{d(on)}$	Turn-On Delay Time	—	23	—	$\text{ns}$	$V_{DD} = 38V$
$t_r$	Rise Time	—	190	—		$I_D = 125\text{A}$
$t_{d(off)}$	Turn-Off Delay Time	—	130	—		$R_G = 1.2\Omega$
$t_f$	Fall Time	—	130	—		$V_{GS} = 10V$ ④
$L_D$	Internal Drain Inductance	—	5.0	—	$\text{nH}$	Between lead, 6mm (0.25in.) from package and center of die contact
$L_S$	Internal Source Inductance	—	13	—		
$C_{iss}$	Input Capacitance	—	13000	—	$\text{pF}$	$V_{GS} = 0V$
$C_{oss}$	Output Capacitance	—	2100	—		$V_{DS} = 25V$
$C_{rss}$	Reverse Transfer Capacitance	—	500	—		$f = 1.0\text{MHz}$ , See Fig. 5
$C_{oss}$	Output Capacitance	—	9780	—		$V_{GS} = 0V, V_{DS} = 1.0V, f = 1.0\text{MHz}$
$C_{oss}$	Output Capacitance	—	1360	—		$V_{GS} = 0V, V_{DS} = 60V, f = 1.0\text{MHz}$
$C_{oss \text{ eff.}}$	Effective Output Capacitance ⑤	—	2320	—		$V_{GS} = 0V, V_{DS} = 0V \text{ to } 60V$

**Source-Drain Ratings and Characteristics**


	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	209 <sup>⑥</sup>	$\text{A}$	MOSFET symbol showing the integral reverse p-n junction diode.
	Pulsed Source Current (Body Diode) ①	—	—	840		
$V_{SD}$	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}, I_S = 125\text{A}, V_{GS} = 0V$ ④
$t_{rr}$	Reverse Recovery Time	—	140	210	ns	$T_J = 25^\circ\text{C}, I_F = 125\text{A}$
$Q_{rr}$	Reverse Recovery Charge	—	880	1320	nC	$dI/dt = 100\text{A}/\mu\text{s}$ ④
$t_{on}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S+L_D$ )				

**Notes:**


- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11).
- ② Starting  $T_J = 25^\circ\text{C}$ ,  $L = 0.25\text{mH}$   
 $R_G = 25\Omega$ ,  $I_{AS} = 125\text{A}$ . (See Figure 12).
- ③  $I_{SD} \leq 125\text{A}$ ,  $di/dt \leq 260\text{A}/\mu\text{s}$ ,  $V_{DD} \leq V_{(\text{BR})\text{DSS}}$ ,  $T_J \leq 175^\circ\text{C}$
- ④ Pulse width  $\leq 400\mu\text{s}$ ; duty cycle  $\leq 2\%$ .
- ⑤  $C_{oss \text{ eff.}}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .
- ⑥ Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 90A.
- ⑦ Limited by  $T_{J\max}$ , see Fig.12a, 12b, 15, 16 for typical repetitive avalanche performance.




**Fig 1.** Typical Output Characteristics



**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance  
Vs. Temperature

# IRFP2907


International  
Rectifier




**Fig 5.** Typical Capacitance Vs.  
Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs.  
Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode  
Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current Vs.  
Case Temperature



**Fig 10a.** Switching Time Test Circuit




**Fig 10b.** Switching Time Waveforms




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case

# IRFP2907


International  
Rectifier




**Fig 12a.** Unclamped Inductive Test Circuit



**Fig 12b.** Unclamped Inductive Waveforms




**Fig 13a.** Basic Gate Charge Waveform




**Fig 13b.** Gate Charge Test Circuit

6




**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current




**Fig 14.** Threshold Voltage Vs. Temperature

[www.irf.com](http://www.irf.com)



**Fig 15.** Typical Avalanche Current Vs.Pulsewidth



**Fig 16.** Maximum Avalanche Energy Vs. Temperature

**Notes on Repetitive Avalanche Curves , Figures 15, 16:**  
**(For further info, see AN-1005 at [www.irf.com](http://www.irf.com))**


1. Avalanche failures assumption:  
Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{j\max}$ . This is validated for every part type.
2. Safe operation in Avalanche is allowed as long as  $T_{j\max}$  is not exceeded.
3. Equation below based on circuit and waveforms shown in Figures 12a, 12b.
4.  $P_{D(\text{ave})}$  = Average power dissipation per single avalanche pulse.
5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
6.  $I_{\text{av}}$  = Allowable avalanche current.
7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{j\max}$  (assumed as  $25^\circ\text{C}$  in Figure 15, 16).  
 $t_{\text{av}}$  = Average time in avalanche.  
 $D$  = Duty cycle in avalanche =  $t_{\text{av}} \cdot f$   
 $Z_{\text{thJC}}(D, t_{\text{av}})$  = Transient thermal resistance, see figure 11)

$$P_{D(\text{ave})} = 1/2 (1.3 \cdot BV \cdot I_{\text{av}}) = \Delta T / Z_{\text{thJC}}$$


$$I_{\text{av}} = 2\Delta T / [1.3 \cdot BV \cdot Z_{\text{th}}]$$

$$E_{AS(\text{AR})} = P_{D(\text{ave})} \cdot t_{\text{av}}$$

## Peak Diode Recovery dv/dt Test Circuit




\* Reverse Polarity of D.U.T for P-Channel



\*\*\*  $V_{GS} = 5.0V$  for Logic Level and 3V Drive Devices

**Fig 17.** For N-channel HEXFET® power MOSFETs

**TO - 247 Package Outline**  
Dimensions are shown in millimeters (inches)



International  
**IR** Rectifier

**IR WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105  
**IR EUROPEAN REGIONAL CENTRE:** 439/445 Godstone Rd, Whyteleafe, Surrey CR3 OBL, UK Tel: ++ 44 (0)20 8645 8000

**IR CANADA:** 15 Lincoln Court, Brampton, Ontario L6T3Z2, Tel: (905) 453 2200

**IR GERMANY:** Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 (0) 6172 96590

**IR ITALY:** Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 011 451 0111

**IR JAPAN:** K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo 171 Tel: 81 (0)3 3983 0086

**IR SOUTHEAST ASIA:** 1 Kim Seng Promenade, Great World City West Tower, 13-11, Singapore 237994 Tel: ++ 65 (0)838 4630

**IR TAIWAN:** 16 Fl. Suite D. 207, Sec. 2, Tun Haw South Road, Taipei, 10673 Tel: 886-(0)2 2377 9936

*Data and specifications subject to change without notice 9/00*