

MegaMOS™FET

IXTH/IXTM42N20
IXTH/IXTM50N20


V_{DSS}	I_{D25}	R_{DS(on)}
200 V	42 A	60 mΩ
200 V	50 A	45 mΩ

N-Channel Enhancement Mode




Symbol	Test Conditions	Maximum Ratings		
V_{DSS}	T _J = 25°C to 150°C	200	V	
V_{DGR}	T _J = 25°C to 150°C; R _{GS} = 1 MΩ	200	V	
V_{GS}	Continuous	±20	V	
V_{GSM}	Transient	±30	V	
I_{D25}	T _C = 25°C	42N20 50N20	42 50	A
I_{DM}	T _C = 25°C, pulse width limited by T _{JM}	42N20 50N20	168 200	A
P_D	T _C = 25°C	300	W	
T_J		-55 ... +150	°C	
T_{JM}		150	°C	
T_{stg}		-55 ... +150	°C	
M_d	Mounting torque	1.13/10	Nm/lb.in.	
Weight		TO-204 = 18 g, TO-247 = 6 g		
Maximum lead temperature for soldering 1.6 mm (0.062 in.) from case for 10 s		300	°C	

TO-247 AD (IXTH)



TO-204 AE (IXTM)



G = Gate,
S = Source,
D = Drain,
TAB = Drain

Features

- ~ International standard packages
- ~ Low R_{DS(on)} HDMOS™ process
- ~ Rugged polysilicon gate cell structure
- ~ Low package inductance (< 5 nH)
 - easy to drive and to protect
- ~ Fast switching times

Symbol	Test Conditions	Characteristic Values		
		(T _J = 25°C, unless otherwise specified)		
V_{DSS}	V _{GS} = 0 V, I _D = 250 μA	200		V
V_{GS(th)}	V _{DS} = V _{GS} , I _D = 250 μA	2	4	V
I_{GSS}	V _{GS} = ±20 V _{DC} , V _{DS} = 0		±100	nA
I_{DSS}	V _{DS} = 0.8 • V _{DSS} V _{GS} = 0 V	T _J = 25°C T _J = 125°C	200 1	μA mA
R_{DS(on)}	V _{GS} = 10 V, I _D = 0.5 I _{D25}	42N20 50N20	0.060 0.045	Ω
	Pulse test, t ≤ 300 μs, duty cycle d ≤ 2 %			

Applications

- ~ Switch-mode and resonant-mode power supplies
- ~ Motor controls
- ~ Uninterruptible Power Supplies (UPS)
- ~ DC choppers

Advantages


- ~ Easy to mount with 1 screw (TO-247) (isolated mounting screw hole)
- ~ Space savings
- ~ High power density

Symbol	Test Conditions	Characteristic Values			
		($T_J = 25^\circ\text{C}$, unless otherwise specified)	min.	typ.	max.
g_{fs}	$V_{DS} = 10 \text{ V}; I_D = 0.5 \cdot I_{D25}$, pulse test	20	32	S	
C_{iss} C_{oss} C_{rss}	$V_{GS} = 0 \text{ V}, V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}$	4600		pF	
		800		pF	
		285		pF	
$t_{d(on)}$ t_r $t_{d(off)}$ t_f	$V_{GS} = 10 \text{ V}, V_{DS} = 0.5 \cdot V_{DSS}, I_D = 0.5 I_{D25}$ $R_G = 2 \Omega$, (External)	18	25	ns	
		15	20	ns	
		72	90	ns	
		16	25	ns	
$Q_{g(on)}$ Q_{gs} Q_{gd}	$V_{GS} = 10 \text{ V}, V_{DS} = 0.5 \cdot V_{DSS}, I_D = 0.5 I_{D25}$	190	220	nC	
		35	50	nC	
		95	110	nC	
R_{thJC}			0.42	K/W	
R_{thCK}			0.25	K/W	

Source-Drain Diode
Characteristic Values


($T_J = 25^\circ\text{C}$, unless otherwise specified)

Symbol	Test Conditions	min.	typ.	max.
I_s	$V_{GS} = 0 \text{ V}$	42N20	42	A
		50N20	50	A
I_{SM}	Repetitive; pulse width limited by T_{JM}	42N20	168	A
		50N20	200	A
V_{SD}	$I_F = I_S, V_{GS} = 0 \text{ V},$ Pulse test, $t \leq 300 \mu\text{s}$, duty cycle d $\leq 2 \%$		1.5	V
t_{rr}	$I_F = I_S, -di/dt = 100 \text{ A}/\mu\text{s}, V_R = 100 \text{ V}$	400		ns

TO-247 AD (IXTH) Outline


Terminals: 1 - Gate 2 - Drain
3 - Source Tab - Drain

Dim.	Millimeter		Inches	
	Min.	Max.	Min.	Max.
A	4.7	5.3	.185	.209
A ₁	2.2	2.54	.087	.102
A ₂	2.2	2.6	.059	.098
b	1.0	1.4	.040	.055
b ₁	1.65	2.13	.065	.084
b ₂	2.87	3.12	.113	.123
C	.4	.8	.016	.031
D	20.80	21.46	.819	.845
E	15.75	16.26	.610	.640
e	5.20	5.72	.205	.225
L	19.81	20.32	.780	.800
L1		4.50		.177
$\emptyset P$	3.55	3.65	.140	.144
Q	5.89	6.40	.232	.252
R	4.32	5.49	.170	.216
S	6.15	BSC	242	BSC

TO-204AE (IXTM) Outline


Pins 1 - Gate 2 - Source
Case - Drain

Dim.	Millimeter		Inches	
	Min.	Max.	Min.	Max.
A	6.4	11.4	.250	.450
A1	1.53	3.42	.060	.135
$\emptyset b$	1.45	1.60	.057	.063
$\emptyset D$		22.22		.875
e	10.67	11.17	.420	.440
e1	5.21	5.71	.205	.225
L	11.18	12.19	.440	.480
$\emptyset p$	3.84	4.19	.151	.165
$\emptyset p1$	3.84	4.19	.151	.165
q	30.15	BSC	1.187	BSC
R	12.58	13.33	.495	.525
R1	3.33	4.77	.131	.188
s	16.64	17.14	.655	.675

IXYS reserves the right to change limits, test conditions, and dimensions.

IXYS MOSFETs and IGBTs are covered by one or more of the following U.S. patents: 4,835,592 4,881,106 5,017,508 5,049,961 5,187,117 5,486,715 4,850,072 4,931,844 5,034,796 5,063,307 5,237,481 5,381,025

Fig.1 Output Characteristics




Fig.3 $R_{DS(on)}$ vs. Drain Current




Fig.5 Drain Current vs. Case Temperature




Fig.2 Input Admittance




Fig.4 Temperature Dependence of Drain to Source Resistance




Fig.6 Temperature Dependence of Breakdown and Threshold Voltage








Fig.7 Gate Charge Characteristic Curve

Fig.8 Forward Bias Safe Operating Area

Fig.9 Capacitance Curves

Fig.10 Source Current vs. Source to Drain Voltage

Fig.11 Transient Thermal Impedance
