MJ10020 MJ10021

Designer's™ Data Sheet SWITCHMODE Series NPN Silicon Power Darlington Transistors with Base-Emitter Speedup Diode

The MJ10020 and MJ10021 Darlington transistors are designed for high–voltage, high–speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:

- AC and DC Motor Controls
- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Fast Turn–Off Times

 150 ns Inductive Fall Time at 25°C (Typ)
 750 ns Inductive Storage Time at 25°C (Typ)
- Operating Temperature Range –65 to +200°C
- 100°C Performance Specified for: Reversed Biased SOA with Inductive Loads Switching Times with Inductive Loads Saturation Voltages Leakage Currents



60 AMPERE NPN SILICON POWER DARLINGTON TRANSISTORS 200 AND 250 VOLTS 250 WATTS



MAXIMUM RATINGS

Rating	Symbol	MJ10020	MJ10021	Unit
Collector–Emitter Voltage	VCEO	200	250	Vdc
Collector-Emitter Voltage	VCEV	300	350	Vdc
Emitter Base Voltage	V _{EB}	8.0		Vdc
Collector Current — Continuous — Peak (1)	IC ICM	60 100		Adc
Base Current — Continuous — Peak (1)	I _B I _{BM}	20 30		Adc
Total Power Dissipation @ T _C = 25°C @ T _C = 100°C Derate above 25°C	PD	250 143 1.43		Watts W/°C
Operating and Storage Junction Temperature Range	TJ, Tstg	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Мах	Unit
Thermal Resistance, Junction to Case	R _{θJC}	0.7	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	ΤL	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle \leq 10%.

Designer's and SWITCHMODE are trademarks of Motorola, Inc.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.



MJ10020 MJ10021

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

	Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTI	cs						
Collector–Emitter Sus (I _C = 100 mA, I _B =	5 5 ()	MJ10020 MJ10021	V _{CEO(sus)}	200 250			Vdc
	ent ue, V _{BE(off)} = 1.5 Vdc) ue, V _{BE(off)} = 1.5 Vdc, T _C = 150°C)		ICEV			0.25 5.0	mAdc
Collector Cutoff Curre (V _{CE} = Rated V _{CE}	nt V, R _{BE} = 50 Ω, T _C = 100°C)		ICER	—	-	5.0	mAdc
Emitter Cutoff Current (V_{EB} = 2.0 V, I _C = 0			IEBO	—	-	175	mAdc
SECOND BREAKDOW	/N						•
Second Breakdown Collector Current with base forward biased		I _{S/b}		See Figure 13			
Clamped Inductive SOA with Base Reverse Biased		RBSOA		See Fig	gure 14		
ON CHARACTERISTIC	CS (1)						
DC Current Gain (I _C = 15 Adc, V _{CE} =	= 5.0 V)		hFE	75	-	1000	_
Collector–Emitter Satt ($I_C = 30$ Adc, $I_B = 1$ ($I_C = 60$ Adc, $I_B = 4$ ($I_C = 30$ Adc, $I_B = 1$	I.2 Adc)		VCE(sat)			2.2 4.0 2.4	Vdc
Base-Emitter Saturat ($I_C = 30$ Adc, $I_B = 1$ ($I_C = 30$ Adc, $I_B = 1$	5		V _{BE(sat)}	_		3.0 3.5	Vdc
Diode Forward Voltage (IF = 30 Adc)			Vf	_	2.5	5.0	Vdc
DYNAMIC CHARACTE	RISTICS						
Output Capacitance (V _{CB} = 10 Vdc, I _E :	= 0, f _{test} = 1.0 kHz)		C _{ob}	175	-	700	pF
SWITCHING CHARAC	TERISTICS	I					
Resistive Load (Tabl	le 1)						
Delay Time			td	_	0.02	0.2	μs
Rise Time	$(V_{CC} = 175 \text{ Vdc}, I_{C} = 30 \text{ A},$		t _r	_	0.30	1.0	μs
Storage Time	$I_{B1} = Adc, V_{BE(off)} = 5.0 \text{ V}, t_p = 25 \ \mu\text{s}$ Duty Cycle $\leq 2.0\%$).		t _S	_	1.0	3.5	μs
Fall Time			tf	_	0.07	0.5	μs
Inductive Load, Clar	nped (Table 1)	I					
Storage Time	I _{CM} = 30 A(pk), V _{CEM} = 200 V, I _{B1} = 1.2 A,	2 A,	t _{sv}	_	1.2	3.5	μs
Crossover Time	$V_{BE(off)} = 5 V, T_{C} = 100^{\circ}C)$		t _c	_	0.45	2.0	μs
Storage Time			t _{sv}	_	0.75	—	μs
Crossover Time			t _c	_	0.25	—	μs
Fall Time			t _{fi}		0.15	_	μs

(1) Pulse Test: PW = 300 μ s, Duty Cycle \leq 2%.

TYPICAL ELECTRICAL CHARACTERISTICS



V_{BE}, BASE–EMITTER VOLTAGE (VOLTS) Figure 5. Collector Cutoff Region V_R, REVERSE VOLTAGE (VOLTS) Figure 6. Output Capacitance

MJ10020 MJ10021

Table 1. Test Conditions for Dynamic Performance



* Adjust – V such that VBE(off) = 5 V except as required for RBSOA (Figure 14).











SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

t_{SV} = Voltage Storage Time, 90% IB1 to 10% VCEM

t_{rv} = Voltage Rise Time, 10–90% V_{CEM}

t_{fi} = Current Fall Time, 90–10% I_{CM}

t_{ti} = Current Tail, 10–2% ICM

t_c = Crossover Time, 10% V_{CEM} to 10% I_{CM}

An enlarged portion of the inductive switching waveforms is

shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN–222A:

$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$

In general, $t_{rv} + t_{fi} \cong t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.



RESISTIVE SWITCHING



Figure 12. Thermal Response

The Safe Operating Area figures shown in Figures 13 and are specified for these devices under the test conditions shown.



Figure 13. Maximum Forward Bias Safe Operating Area



Figure 14. Maximum RBSOA, Reverse Bias Safe Operating Area

SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 13 is based on $T_C = 25^{\circ}C$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \ge 25^{\circ}C$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 13 may be found at any case temperature by using the appropriate curve on Figure 15.

 $T_{J(pk)}$ may be calculated from the data in Figure 12. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For Inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 14 gives the RBSOA characteristics.



Figure 15. Power Derating

PACKAGE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death Motorola was negligent regarding the design or manufacture of the part. Motorola and (**W**) are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE (602) 244–6609 INTERNET: http://Design-NET.com

 \Diamond

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

