New Jersey Semi-Conductor Products, Inc.

20 STERN AVE. SPRINGFIELD, NEW JERSEY 07081 U.S.A. TELEPHONE: (973) 376-2922 (212) 227-6005 FAX: (973) 376-8960

# **Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

This TMOS Power FET is designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds Switching Times Specified at 100°C
- Designer's Data IDSS, VDS(on), VGS(th) and SOA Specified at Elevated Temperature
- Rugged SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	VDSS	500	Vdc
Drain-Gate Voltage (R <sub>GS</sub> = 1 MΩ)	VDGR	500	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ( $t_p \le 50 \ \mu s$ )	V <sub>GS</sub> V <sub>GSM</sub>	±20 ±40	Vdc Vpk
Drain Current Continuous Pulsed	ID МО <sup>I</sup> DM	2 7	Adc
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	PD	75 0.6	Watts W/°C
Operating and Storage Temperature Range	Tj, Tsta	- 65 to 150	°C

#### THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case Junction to Ambient	В <sub>∂</sub> JC <sup>R</sup> ∂JA	1.67 30	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	ΤL	300	°C





**MTM2N50** 







NJ Semi-Conductors reserves the right to change test conditions, parameter limits and package dimensions without notice. Information furnished by NJ Semi-Conductors is believed to be both accurate and reliable at the time of going to press. However, NJ Semi-Conductors assumes no responsibility for any errors or omissions discovered in its use. NJ Semi-Conductors encourages customers to verify that datasheets are current before placing orders.

## Quality Semi-Conductors

### ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Charao	teristic	Symbol	Min	Max	Unit	
DFF CHARACTERISTICS						
Drain-Source Breakdown Voltage $\{V_{GS} = 0, I_D = 0.25 \text{ mA}\}$	MTP2N45 MTM/MTP2N50	V(BR)DSS	450 500		Vdc	
Zero Gate Voltage Drain Current $(V_{DS} = Rated V_{DSS}, V_{GS} = 0)$ $(V_{DS} = 0.8 Rated V_{DSS}, V_{GS} = 0$	, TJ = 125°C)	IDSS	_	0.2 1	mAdc	
Gate-Body Leakage Current, Forward (V <sub>GSF</sub> = 20 Vdc, V <sub>DS</sub> = 0)		IGSSF	—	100	nAdc	
Gate-Body Leakage Current, Reverse (VGSR = 20 Vdc, VDS = 0)		IGSSR	—	100	nAdc	
ON CHARACTERISTICS*						
Gate Threshold Voltage (VDS = VGS TJ = 100°C	s, Ip = 1 mA)	VGS(th)	2 1.5	4.5 4	Vdc	
Static Drain-Source On-Resistance (V	/ <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 1 Adc)	R <sub>DS(on)</sub>	-	4	Ohms	
Drain-Source On-Voltage ( $V_{GS} = 10$ ( $I_D = 2 \text{ Adc}$ ) ( $I_D = 1 \text{ Adc}, T_J = 100^{\circ}\text{C}$ )	V)	V <sub>DS(on)</sub>		10 8	Vdc	
Forward Transconductance (VDS =	15 V. I <sub>D</sub> = 1 A)	9FS	1		mhos	
DYNAMIC CHARACTERISTICS						
Input Capacitance	(V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0,	Ciss	-	500	pF	
Output Capacitance	$\begin{cases} v_{DS} = 25 v, v_{GS} = 0, \\ f = 1 \text{ MHz} \end{cases}$	Coss	—	100		
Reverse Transfer Capacitance	See Figure 11	Crss		50		
WITCHING CHARACTERISTICS* (Tj =	= 100°C)					
Turn-On Delay Time		td(on)	-	40	п <b>в</b>	
Rise Time	$\langle V_{DD} = 25 V, I_D = 0.5 \text{ Rated } I_D$	tr		60		
Turn-Off Delay Time	R <sub>gen</sub> = 50 ohms) See Figures 9, 13 and 14	<sup>t</sup> d(off)	-	60		
Fall Time		t <del>r</del>	_	30		
Total Gate Charge	(V <sub>DS</sub> = 0.8 Rated V <sub>DSS</sub> ,	Qg	17 (Typ)	25	nC	
Gate-Source Charge	ID = Rated ID, VGS = 10 V)	۵ <sub>gs</sub>	9 (Тур)			
Gate-Drain Charge	See Figure 12	0 <sub>gd</sub>	8 (Typ)			
OURCE DRAIN DIODE CHARACTERIS	TICS*					
Forward On-Voltage	(IS = Rated ID	VSD	1 (Typ)	1.5	Vdc	
Forward Turn-On Time	$V_{\rm GS} = 0$	t <sub>on</sub>	Limited	by stray ind	uctance	
Reverse Recovery Time		trr	200 (Typ)	_	ns	
NTERNAL PACKAGE INDUCTANCE (TO	D-204)					
Internal Drain Inductance (Measured from the contact screw to the source pin and the center of		La	5 (Typ)		nH	
Internal Source Inductance (Measured from the source pin, 0.2 to the source bond pad)	25″ from the package	Ls	12.5 (Typ)	_		

•Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2%