

# New Jersey Semi-Conductor Products, Inc.

20 STERN AVE.  
SPRINGFIELD, NEW JERSEY 07081  
U.S.A.

TELEPHONE: (973) 376-2922  
(212) 227-6005  
FAX: (973) 376-8960

## Designer's Data Sheet Power Field Effect Transistor N-Channel Enhancement-Mode Silicon Gate TMOS


This TMOS Power FET is designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data —  $I_{DSS}$ ,  $V_{DS(on)}$ ,  $V_{GS(th)}$  and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



**MTM45N15**

**TMOS POWER FET  
45 AMPERES  
 $r_{DS(on)} = 0.06 \text{ OHM}$   
150 VOLTS**




### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	150	Vdc
Drain-Gate Voltage ( $R_{GS} = 1 \text{ M}\Omega$ )	$V_{DGR}$	150	Vdc
Gate-Source Voltage Continuous Non-repetitive ( $t_p \leq 50 \mu\text{s}$ )	$V_{GS}$ $V_{GSM}$	$\pm 20$ $\pm 40$	Vdc Vpk
Drain Current — Continuous — Pulsed	$I_D$ $I_{DM}$	45 225	Adc
Total Power Dissipation ( $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$ )	$P_D$	250 2	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J$ , $T_{Stg}$	-65 to 150	$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	0.5 30	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	$T_L$	275	$^\circ\text{C}$



TO-204AE

### ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Drain-Source Breakdown Voltage ( $V_{GS} = 0$ , $I_D = 0.25 \text{ mA}$ )	$V_{(BR)DSS}$	150	—	Vdc
Zero Gate Voltage Drain Current ( $V_{DS} = \text{Rated } V_{DSS}$ , $V_{GS} = 0$ ) ( $V_{DS} = \text{Rated } V_{DSS}$ , $V_{GS} = 0$ , $T_J = 125^\circ\text{C}$ )	$I_{DSS}$	—	10 100	$\mu\text{Adc}$
Gate-Body Leakage Current, Forward ( $V_{GSF} = 20 \text{ Vdc}$ , $V_{DS} = 0$ )	$I_{GSSF}$	—	100	nAdc
Gate-Body Leakage Current, Reverse ( $V_{GSR} = 20 \text{ Vdc}$ , $V_{DS} = 0$ )	$I_{GSSR}$	—	100	nAdc

(continued)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.



Quality Semi-Conductors