Designer's Data Sheet

Power Field Effect Transistor
## N-Channel Enhancement-Mode
Silicon Gate

This TMOS Power FET is designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

* Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
* Designer's Data — I_{DSS}, $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
* Rugged — SOA is Power Dissipation Limited
* Source-to-Drain Diode Characterized for Use With Inductive Loads

TMOS

MTP15N05E

TMOS POWER FET
15 AMPERES
$R_{DS(on)} = 0.1$ OHM
50 VOLTS

TO-220AB

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	50	Vdc
Drain-Gate Voltage (R_{GS} = 1 MΩ)	V_{DGR}	50	Vdc
Gate-Source Voltage — Continuous	V_{GS}	±20	Vdc
— Non-repetitive ($t_p ≤ 50 \mu s$)	V_{GSM}	±40	Vpk
Drain Current — Continuous	I_D	15	Adc
— Pulsed	I_{DM}	40	
Total Power Dissipation @ T_C = 25°C	P_D	75	Watts
Derate above 25°C		0.6	W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	−65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance				°C/W
Junction to Case		$R_{\theta JC}$	1.67	
Junction to Ambient	TO-220	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds		T_L	260	°C

Quality Semi-Conductors

MTP15N05E

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage (V_{GS} = 0, I_D = 0.25 mA)	$V_{(BR)DSS}$	50	—	Vdc
Zero Gate Voltage Drain Current (V_{DS} = Rated V_{DSS}, V_{GS} = 0) (V_{DS} = Rated V_{DSS}, V_{GS} = 0, T_J = 125°C)	I_{DSS}	— —	10 100	µAdc
Gate-Body Leakage Current, Forward (V_{GSF} = 20 Vdc, V_{DS} = 0)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse (V_{GSR} = 20 Vdc, V_{DS} = 0)	I_{GSSR}	—	100	nAdc
ON CHARACTERISTICS*				
Gate Threshold Voltage (V_{DS} = V_{GS}, I_D = 1 mA) T_J = 100°C	$V_{GS(th)}$	2 1 5	4.5 4	Vdc
Static Drain-Source On-Resistance (V_{GS} = 10 Vdc, I_D = 7.5 Adc)	$R_{DS(on)}$	—	0.1	Ohm
Drain-Source On-Voltage (V_{GS} = 10 V) (I_D = 15 Adc) (I_D = 7 5 Adc, T_J = 100°C)	$V_{DS(on)}$	— —	2.9 2.4	Vdc
Forward Transconductance (V_{DS} = 15 V, I_D = 7.5 A)	g_{FS}	3.5	—	mhos
DYNAMIC CHARACTERISTICS				
Input Capacitance	C_{iss}	—	700	pF
Output Capacitance	C_{oss}	—	400	
Reverse Transfer Capacitance	C_{rss}	—	200	

(V_{DS} = 25 V, V_{GS} = 0, f = 1 MHz) See Figure 11

SWITCHING CHARACTERISTICS* (T_J = 100°C)

Characteristic	Symbol	Min	Max	Unit
Turn-On Delay Time	$t_{d(on)}$	—	50	ns
Rise Time	t_r	—	150	
Turn-Off Delay Time	$t_{d(off)}$	—	200	
Fall Time	t_f	—	100	
Total Gate Charge	Q_g	17 (Typ)	35	nC
Gate-Source Charge	Q_{gs}	8 (Typ)	—	
Gate-Drain Charge	Q_{gd}	9 (Typ)	—	

(V_{DD} = 25 V, I_D = 0.5 Rated I_D R_{gen} = 50 ohms) See Figures 9, 13 and 14

(V_{DS} = 0.8 Rated V_{DSS}, I_D = Rated I_D, V_{GS} = 10 V) See Figure 12

SOURCE DRAIN DIODE CHARACTERISTICS*

Characteristic	Symbol	Min	Max	Unit
Forward On-Voltage	V_{SD}	1.8 (Typ)	2.5	Vdc
Forward Turn-On Time	t_{on}	Limited by stray inductance		
Reverse Recovery Time	t_{rr}	320 (Typ)	—	ns

(I_S = Rated I_D V_{GS} = 0)

INTERNAL PACKAGE INDUCTANCE

Characteristic	Symbol	Min	Max	Unit
Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0 25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L_s	7.5 (Typ)	—	

*Pulse Test Pulse Width ≤ 300 µs, Duty Cycle ≤ 2%