20 STERN AVE. **SPRINGFIELD, NEW JERSEY 07081** U.S.A.

TELEPHONE: (201) 376-2922

(212) 227-6005

FAX: (201) 376-8960

Designer's Data Sheet

TMOS IV Power Field Effect Transistor N-Channel Enhancement-Mode Silicon Gate


This advanced "E" series of TMOS power MOSFETs is designed to withstand high energy in the avalanche and commutation modes. These new energy efficient devices also offer drain-to-source diodes with fast recovery times. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating area are critical, and offer additional safety margin against unexpected voltage transients.


- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode — Unclamped Inductive Switching (UIS) Energy Capability Specified at 100°C.
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits

MTP20N10E

TMOS POWER FET **20 AMPERES** rDS(on) = 0.15 OHM 100 VOLTS







MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	VDSS	100	Vdc
Drain-Gate Voltage (RGS = 1 MΩ)	VDGR	100	Vdc
Gate-Source Voltage — Continuous — Non-repetitive (t _p < 50 μs)	VGS VGSM	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Pulsed	I _D	20 60	Adc
Total Power Dissipation (a T _C = 25°C Derate above 25°C	PD	100 0.67	Watts W/°C
Operating and Storage Temperature Range	Tj, T _{stg}	-65 to 175	°C

UNCLAMPED DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS (T $_{J} \le 175^{\circ}$ C)

Single Pulse Drain-to-Source Avalanche Energy	WDSS (1) WDSS (2)	400 100	mJ	
Repetitive Pulse Drain-to-Source Avalanche Energy	WDSR (3)	10		

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	R _Ø JC R _Ø JA	1.5 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	ΤL	275	•℃

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

TMOS and Designer's are trademarks of Motorola Inc.



⁽¹⁾ $V_{DD}=25$ V, $I_{D}=20$ A, L=1.5 mH, initial $T_{C}=25^{\circ}C$ (2) $V_{DD}=25$ V, $I_{D}=20$ A, L=380 μ H, initial $T_{C}=100^{\circ}C$ (3) f=10 kHz

20 STERN AVE. SPRINGFIELD, NEW JERSEY 07081 U.S.A. TELEPHONE: (201) 376-2922 (212) 227-6005 FAX: (201) 376-8960

MTP20N10E

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Chara	cteristic	Symbol	Min	Max	Unit	
FF CHARACTERISTICS						
Drain-Source Breakdown Voltage (VGS = 0, ID = 0.25 mA)		V(BR)DSS	100		Vdc	
Zero Gate Voltage Drain Current (Vps = Rated Vpss, Vgs = 0) (Vps = Rated Vpss, Vgs = 0, T	j = 125°C)	loss	11	10 80	μΑ	
Gate-Body Leakage Current, Forward	d (V _{GSF} = 20 Vdc, V _{DS} = 0)	IGSSF	-	100	nAdc	
Gate-Body Leakage Current, Reverse	(V _{GSR} = 20 Vdc, V _{DS} = 0)	1GSSR	_	100	nAdc	
N CHARACTERISTICS*						
Gate Threshold Voltage (VDS = VGS, ID = 1 mA) TJ = 100°C		VGS(th)	2 1.5	4.5 4	Vdc	
Static Drain-Source On-Resistance (\	/GS = 10 Vdc, ID = 10 Adc)	^r DS(on)	- '	0.15	Ohm	
Drain-Source On-Voltage (V _{GS} = 10 (I _D = 20 Adc) (I _D = 10 Adc, T _J = 100°C)	V}	V _{DS(on)}	_	3.6 3	Vdc	
Forward Transconductance (VDS =	15 V, ID = 10 A)	9FS	6		mhos	
YNAMIC CHARACTERISTICS				,		
Input Capacitance	(V _{DS} = 25 V, V _{GS} = 0,	Ciss	_	1600	pF	
Output Capacitance	f = 1 MHz)	Coss		600]	
Reverse Transfer Capacitance	See Figure 16	C _{rss}		200		
WITCHING CHARACTERISTICS* (TJ	= 100°C)					
Turn-On Delay Time		[†] d(on)		50	ns	
Rise Time	(V _{DD} = 25 V, I _D = 0.5 Rated I _D R _{gen} = 50 ohms)	t _r	_	450		
Turn-Off Delay Time	See Figure 9	td(off)	_	100		
Fall Time		tf	_	200		
Total Gate Charge	(VDS = 0.8 Rated VDSS,	$\Omega_{\mathbf{g}}$	28 (Typ)	50	nÇ	
Gate-Source Charge	$I_D = Rated I_D, V_{GS} = 10 V$	o _{gs}	15 (Typ)	_		
Gate-Drain Charge	See Figures 17 and 18	Qgd	13 (Typ)			
OURCE DRAIN DIODE CHARACTERIS	STICS*					
Forward On-Voltage	(Is = Rated ID	V _{SD}	1.4 (Typ)	1.9	Vdc	
Forward Turn-On Time	V _{GS} = 0)	ton	Limited by stray inductance			
Reverse Recovery Time		t _{rr}	300 (Typ)		ns	
NTERNAL PACKAGE INDUCTANCE						
Internal Drain Inductance (Measured from the contact screw (Measured from the drain lead 0.2)		Ld	3.5 (Typ) 4.5 (Typ)	_	nH	
Internal Source Inductance	0.25" from package to source bond pad.)	Ls	7.5 (Typ)	_		

^{*}Pulse Test: Pulse Width ≤ 300 µs, Duty Cycle ≤ 2%.

