New Jersey Semi-Conductor Products, Inc.

20 STERN AVE. SPRINGFIELD, NEW JERSEY 07081 U.S.A.

TELEPHONE: (973) 376-2922 (212) 227-6005 FAX: (973) 376-8960

TMOS V[™] Power Field Effect Transistor N–Channel Enhancement–Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

- On-resistance Area Product about One-half that of Standard MOSFETs with New Low Voltage, Low RDS(on) Technology
- Faster Switching than E–FET Predecessors


Features Common to TMOS V and TMOS E-FETS

- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E–FET

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)


Rating	Symbol	Value	Unit	
Drain-Source Voltage	VDSS	60	Vdc	
Drain–Gate Voltage (R _{GS} = 1.0 MΩ)	VDGR	60	Vdc	
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 20 ± 25	Vđc Vpk	
Drain Current — Continuous @ 25° C — Continuous @ 100° C — Single Pulse (t _p ≤ 10 µs)	ID ID IDM	42 30 147	Adc Apk	
Total Power Dissipation @ 25°C Derate above 25°C	PD	125 0.83	Watts W/ºC	
Operating and Storage Temperature Range	TJ, Tstg	-55 to 175	°C	
Single Pulse Drain–to–Source Avalanche Energy – Starting TJ = 25° C (V _{DD} = 25 Vdc, V _{GS} = 10 Vdc, I _L = 42 Apk, L = 0.454μ H, R _G = 25Ω)	EAS	400	mJ	
Thermal Resistance — Junction to Case — Junction to Ambient	R ₀ JC R ₀ JA	1.2 62.5	°C/W	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ТL	260	°C	

NJ Semi-Conductors reserves the right to change test conditions, parameter limits and package dimensions without notice. Information furnished by NJ Semi-Conductors is believed to be both accurate and reliable at the time of going to press. However, NJ Semi-Conductors assumes no responsibility for any errors or omissions discovered in its use. NJ Semi-Conductors encourages customers to verify that datasheets are current before placing orders.



TMOSV

MTP50N06V





Quality Semi-Conductors

MTP50N06V

ELECTRICAL CHARACTERISTICS (TJ = 25°C unless otherwise noted)

Ch	aracteristic	Symbol	Min	Тур	Max	Unit
FF CHARACTERISTICS						
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positiv		V(BR)DSS	60 —	 69		Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C})$		IDSS	_		10 100	μAdc
Gate-Body Leakage Current (V _{GS} = ± 20 Vdc, V _{DS} = 0)		IGSS		<u> </u>	100	nAdo
N CHARACTERISTICS (1)						
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_{D} = 250 \ \mu Adc$) Temperature Coefficient (Negative)		VGS(th)	2.0	2.7 3.0	4.0	Vdc mV/°C
Static Drain–Source On–Resistance (V _{GS} = 10 Vdc, I _D = 21 Adc)		RDS(on)		0.025	0.028	Ohm
Drain-Source On-Voltage (V _{GS} = $(I_D = 42 \text{ Adc})$ ($I_D = 21 \text{ Adc}$, T _J = 150°C)	= 10 Vdc)	VDS(on)		1.4	1.7 1.6	Vdc
Forward Transconductance (VDS	= 6.25 Vdc, I _D = 20 Adc)	9FS	16	23		mhos
YNAMIC CHARACTERISTICS				·		
Input Capacitance		Ciss		1644	2320	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f ≖ 1.0 MHz)	C _{oss}		465	660	
Reverse Transfer Capacitance		Crss	<u> </u>	112	230	
WITCHING CHARACTERISTICS	(2)				 ,	. <u></u>
Turn-On Delay Time		^t d(on)		12	20	ns
Rise Time	(V _{DD} = 25 Vdc, I _D = 42 Adc, V _{GS} = 10 Vdc,	tr		122	250	
Turn-Off Delay Time	$R_{G} = 9.1 \Omega$	^t d(off)	—	64	110	
Fall Time		tf		54	90	
Gate Charge (See Figure 8)	(V _{DS} = 48 Vdc, I _D = 42 Adc, V _{GS} = 10 Vdc)	QT	-	47	70	nC
		Q ₁	—	9		
		Q2	_	21		
		Q ₃		16	-	
OURCE-DRAIN DIODE CHARA	CTERISTICS		_			
Forward On–Voltage (1)	(I _S = 42 Adc, V _{GS} = 0 Vdc) (I _S = 42 Adc, V _{GS} = 0 Vdc, T _J = 150°C)	VSD	—	1.06 0.99	2.5 —	Vdo
Reverse Recovery Time (See Figure 14)		t _{rr}	-	84		ns
	(I _S = 42 Adc, V _{GS} = 0 Vdc,	ta		73	-]
	dlg/dt = 100 A/µs)	tb	—	11		
Reverse Recovery Stored Charge	e	Q _{RR}		0.28	_	μC
NTERNAL PACKAGE INDUCTAN	ICE					
Internal Drain Inductance (Measured from contact screw (Measured from the drain lead	on tab to center of die) 0.25″ from package to center of die)	LD	_	3.5 4.5	_	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)		Ls	_	7.5	-	nH