

N - CHANNEL ENHANCEMENT MODE  
 POWER MOS TRANSISTOR

PRELIMINARY DATA


TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
MTP6N60	600 V	1.2 Ω	6 A

- HIGH VOLTAGE - 600 V FOR OFF-LINE APPLICATIONS
- ULTRA FAST SWITCHING TIMES FOR OPERATIONS AT >100KHz
- EASY DRIVE FOR REDUCED COST AND SIZE


**INDUSTRIAL APPLICATIONS:**

- SWITCHING POWER SUPPLY
- MOTOR CONTROLS

N - channel enhancement mode POWER MOS field effect transistor. Easy drive and very fast switching times make these POWER MOS ideal for very high speed switching applications. Typical uses include SMPS, uninterruptible power supplies and motor controls.



TO-220

**INTERNAL SCHEMATIC DIAGRAM**

**ABSOLUTE MAXIMUM RATINGS**

V <sub>DS</sub>	Drain-source voltage (V <sub>GS</sub> = 0)	600	V
V <sub>DGR</sub>	Drain-gate voltage (R <sub>GS</sub> = 20 KΩ)	600	V
V <sub>GS</sub>	Gate-source voltage	±20	V
I <sub>D</sub>	Drain current (cont.) at T <sub>c</sub> = 25°C	6	A
I <sub>DM</sub>	Drain current (pulsed)	30	A
P <sub>tot</sub>	Total dissipation at T <sub>c</sub> < 25°C	125	W
	Derating factor	1	W/°C
T <sub>stg</sub>	Storage temperature	-65 to 150	°C
T <sub>j</sub>	Max. operating junction temperature	150	°C

## THERMAL DATA

$R_{thj\text{-case}}$	Thermal resistance junction-case	max	1	$^{\circ}\text{C}/\text{W}$
$R_{th\text{amb}}$	Thermal resistance junction-ambient	max	62.5	$^{\circ}\text{C}/\text{W}$

ELECTRICAL CHARACTERISTICS ( $T_{\text{case}} = 25^{\circ}\text{C}$  unless otherwise specified)

Parameters	Test Conditions	Min.	Typ.	Max.	Unit
------------	-----------------	------	------	------	------

## OFF

$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$I_D = 250 \mu\text{A}$	$V_{GS} = 0$	600			V
$I_{\text{DSS}}$	Zero gate voltage drain current ( $V_{GS} = 0$ )	$V_{DS} = \text{Max Rating}$ $V_{DS} = \text{Max Rating} \times 0.8$ $T_c = 125^{\circ}\text{C}$			200	1000	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-body leakage current ( $V_{DS} = 0$ )	$V_{GS} = \pm 20 \text{ V}$				$\pm 500$	nA

## ON

$V_{GS\text{(th)}}$	Gate threshold voltage	$V_{DS} = V_{GS}$ $I_D = 1 \text{ mA}$ $V_{DS} = V_{GS}$ $I_D = 1 \text{ mA}$ $T_c = 100^{\circ}\text{C}$	2		4.5	V
$R_{DS\text{(on)}}$	Static drain-source on resistance	$V_{GS} = 10 \text{ V}$ $I_D = 3 \text{ A}$			1.2	$\Omega$
$V_{DS\text{(on)}}$	Drain-source on voltage	$V_{GS} = 10 \text{ V}$ $I_D = 6 \text{ A}$ $V_{GS} = 10 \text{ V}$ $I_D = 3 \text{ A}$ $T_c = 100^{\circ}\text{C}$			8	V

## DYNAMIC

$g_{fs}$	Forward transconductance	$V_{DS} = 10 \text{ V}$ $I_D = 3 \text{ A}$	2			mho
$C_{iss}$	Input capacitance					
$C_{oss}$	Output capacitance				1800	pF
$C_{rss}$	Reverse transfer capacitance	$V_{DS} = 25 \text{ V}$ $f = 1 \text{ MHz}$ $V_{GS} = 0$			350	pF
					150	pF

## SWITCHING

$t_{d\text{(on)}}$	Turn-on time	$V_{DD} = 25 \text{ V}$	$I_D = 3 \text{ A}$	60	ns
$t_r$	Rise time	$R_i = 50 \Omega$	$V_i = 10 \text{ V}$	150	ns
$t_{d\text{(off)}}$	Turn-off delay time			200	ns
$t_f$	Fall time			120	ns

## ELECTRICAL CHARACTERISTICS (Continued)

Parameters	Test Conditions	Min.	Typ.	Max.	Unit
------------	-----------------	------	------	------	------


## SOURCE DRAIN DIODE

$I_{SD}$ $I_{SDM}$	Source-drain current Source-drain current (pulsed)			6 30	A A
$V_{SD}$	Forward on voltage	$I_{SD} = 6 \text{ A}$	$V_{GS} = 0$	1.3	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 6 \text{ A}$	$di/dt = 100\text{A}/\mu\text{s}$	600	ns

Safe charge test circuit


Safe operating areas

enhetsschema av segelov




Thermal impedance

enhetsschema av segelov



Derating curve




enhetsschema av segelov




Output characteristics

Output characteristics


Transfer characteristics




## Transconductance




## Static drain-source on resistance




## Gate charge vs gate-source voltage



## Capacitance variation




## Normalized gate threshold voltage vs temperature




## Normalized breakdown voltage vs temperature




## Normalized on resistance vs temperature



## Source-drain diode forward characteristics




## Switching times test circuit for resistive load



- LOGIC-LEVEL (+5V) CMOS/TTL COMPATIBLE INPUT
- HIGH INPUT IMPEDANCE
- LOW INPUT CAPACITANCE

## Gate charge test circuit

A simple drain-to-gate pulse test circuit for POWER MOS Field effect transistors. The low input voltage ( $-100 \mu\text{A}$ ) is well suited for automatic and industrial applications. The low current ( $-100 \mu\text{A}$ ) is suitable for relay and actuator applications. The low voltage ( $-100 \mu\text{A}$ ) is suitable for low voltage applications.




PW adjusted to obtain required  $V_G$

## ABSOLUTE MAXIMUM RATINGS

	TO-220 ISOWATT220	MTP15N06L MTP15N06LFI	MTP15N05L MTP15N05LFI
$V_{DS}$	Drain-source voltage ( $V_{GS}=0$ )	60	50
$V_{DSR}$	Drain-gate voltage ( $R_{DS} > 20 \text{ k}\Omega$ )	60	50
$V_{GS}$	Gate-source voltage	4.15	—
$I_D$	Drain current (cont.) at $T_A = 25^\circ\text{C}$	15	10
$I_D$	Drain current (cont.) at $T_A = 100^\circ\text{C}$	9.5	6.3
$I_{DP}$	Drain current (pulsed)	40	40
$P_{DM}$	Total dissipation at $T_A < 25^\circ\text{C}$	75	50
$D_{avg}$	Darling factor	0.6	0.24
$T_{Jmax}$	Storage temperature	—	—
$T_{Jmax}$	Max. operating junction temperature	150	150

(\*) Pulse width limited by safe operating area

## Switching time waveforms for resistive load

Body-drain diode  $t_{rr}$  measurement  
Jedec test circuit