# **Digital Transistors (BRT) R1 = 100 k\Omega, R2 =** $\infty$ **k** $\Omega$

## NPN Transistors with Monolithic Bias Resistor Network

This series of digital transistors is designed to replace a single device and its external resistor bias network. The Bias Resistor Transistor (BRT) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base–emitter resistor. The BRT eliminates these individual components by integrating them into a single device. The use of a BRT can reduce both system cost and board space.

#### Features

- Simplifies Circuit Design
- Reduces Board Space
- Reduces Component Count
- S and NSV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

## **MAXIMUM RATINGS** (T<sub>A</sub> = $25^{\circ}C$ )


| Rating                         | Symbol               | Max | Unit |
|--------------------------------|----------------------|-----|------|
| Collector-Base Voltage         | V <sub>CBO</sub>     | 50  | Vdc  |
| Collector-Emitter Voltage      | V <sub>CEO</sub>     | 50  | Vdc  |
| Collector Current – Continuous | Ι <sub>C</sub>       | 100 | mAdc |
| Input Forward Voltage          | V <sub>IN(fwd)</sub> | 40  | Vdc  |
| Input Reverse Voltage          | V <sub>IN(rev)</sub> | 6   | Vdc  |


Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.



## **ON Semiconductor®**

http://onsemi.com





\*Date Code orientation may vary depending upon manufacturing location.

## **ORDERING INFORMATION**


See detailed ordering, marking, and shipping information in the package dimensions section on page 2 of this data sheet.

### Table 1. ORDERING INFORMATION

| Device        | Part Marking | Package  | Shipping <sup>†</sup> |
|---------------|--------------|----------|-----------------------|
| MUN2241T1G    | 8U           | SC-59    | 3,000 / Tape & Reel   |
| MMUN2241LT1G  | A8U          | SOT-23   | 3,000 / Tape & Reel   |
| NSBC115TF3T5G | P (90°)      | SOT-1123 | 8,000 / Tape & Reel   |

<sup>+</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*  $(xx^{\circ})$  = Degree rotation in the clockwise direction.



SC-59; Minimum Pad
 SOT-23; Minimum Pad
 SOT-1123; 100 mm<sup>2</sup>, 1 oz. copper trace

Figure 1. Derating Curve

#### Table 2. THERMAL CHARACTERISTICS


| Characteristic  |  | Symbol                            | Max                      | Unit        |  |
|---|--|-----------------------------------|--------------------------|-------------|--|
| THERMAL CHARACTERISTICS (SC-59) (MUN2241)                                     |  |                                   |                          |             |  |
| Total Device Dissipation<br>$T_A = 25^{\circ}C$<br>Derate above $25^{\circ}C$ | (Note 1)<br>(Note 2)<br>(Note 1)<br>(Note 2) | P <sub>D</sub>                    | 230<br>338<br>1.8<br>2.7 | mW<br>mW/°C |  |
| Thermal Resistance,<br>Junction to Ambient                                    | (Note 1)<br>(Note 2)                         | $R_{	hetaJA}$                     | 540<br>370               | °C/W        |  |
| Thermal Resistance,<br>Junction to Lead                                       | (Note 1)<br>(Note 2)                         | $R_{	hetaJL}$                     | 264<br>287               | °C/W        |  |
| Junction and Storage Temperature Range  |  | T <sub>J</sub> , T <sub>stg</sub> | –55 to +150              | °C          |  |
| THERMAL CHARACTERISTICS (SOT-23) (MUNN2241L)                                  |  |                                   |                          |             |  |
| Total Device Dissipation<br>$T_A = 25^{\circ}C$<br>Derate above 25°C          | (Note 1)<br>(Note 2)<br>(Note 1)<br>(Note 2) | P <sub>D</sub>                    | 246<br>400<br>2.0<br>3.2 | mW<br>mW/°C |  |
| Thermal Resistance,<br>Junction to Ambient                                    | (Note 1)<br>(Note 2)                         | $R_{	hetaJA}$                     | 508<br>311               | °C/W        |  |
| Thermal Resistance,<br>Junction to Lead                                       | (Note 1)<br>(Note 2)                         | $R_{	ext{	heta}JL}$               | 174<br>208               | °C/W        |  |
| Junction and Storage Temperature Range  |  | T <sub>J</sub> , T <sub>stg</sub> | –55 to +150              | °C          |  |
| THERMAL CHARACTERISTICS (SOT-1123) (NSBC115TF3)                               |  |                                   |                          |             |  |
| Total Device Dissipation<br>$T_A = 25^{\circ}C$<br>Derate above 25°C          | (Note 3)<br>(Note 4)<br>(Note 3)<br>(Note 4) | P <sub>D</sub>                    | 254<br>297<br>2.0<br>2.4 | mW<br>mW/°C |  |
| Thermal Resistance,<br>Junction to Ambient                                    | (Note 3)<br>(Note 4)                         | $R_{	hetaJA}$                     | 493<br>421               | °C/W        |  |
| Thermal Resistance, Junction to Lead  | (Note 3)                                     | $R_{	ext{	heta}JL}$               | 193                      | °C/W        |  |
| Junction and Storage Temperature Range  |  | T <sub>J</sub> , T <sub>stg</sub> | -55 to +150              | °C          |  |

FR-4 @ Minimum Pad.
 FR-4 @ 1.0 x 1.0 Inch Pad.
 FR-4 @ 100 mm<sup>2</sup>, 1 oz. copper traces, still air.
 FR-4 @ 500 mm<sup>2</sup>, 1 oz. copper traces, still air.

## Table 3. ELECTRICAL CHARACTERISTICS ( $T_A = 25^{\circ}C$ , unless otherwise noted)

| Characteristic   | Symbol                         | Min | Тур | Max  | Unit |
|--|--------------------------------|-----|-----|------|------|
| OFF CHARACTERISTICS  |                                |     |     |      |      |
| Collector-Base Cutoff Current $(V_{CB} = 50 \text{ V}, I_E = 0)$   | I <sub>CBO</sub>               | _   | _   | 100  | nAdc |
| Collector-Emitter Cutoff Current $(V_{CE} = 50 \text{ V}, I_B = 0)$  | I <sub>CEO</sub>               | _   | _   | 500  | nAdc |
| Emitter-Base Cutoff Current $(V_{EB} = 6.0 \text{ V}, I_C = 0)$  | I <sub>EBO</sub>               | -   | -   | 0.1  | mAdc |
| Collector-Base Breakdown Voltage ( $I_C = 10 \ \mu A, I_E = 0$ )   | V <sub>(BR)CBO</sub>           | 50  | _   | -    | Vdc  |
| Collector-Emitter Breakdown Voltage (Note 5) $(I_C = 2.0 \text{ mA}, I_B = 0)$                             | V <sub>(BR)CEO</sub>           | 50  | _   | -    | Vdc  |
| ON CHARACTERISTICS   |                                |     |     |      |      |
| DC Current Gain (Note 5)<br>( $I_C = 5.0 \text{ mA}, V_{CE} = 10 \text{ V}$ )                              | h <sub>FE</sub>                | 160 | 350 | -    |      |
| Collector–Emitter Saturation Voltage (Note 5) ( $I_C = 10 \text{ mA}, I_B = 5.0 \text{ mA}$ )              | V <sub>CE(sat)</sub>           | _   | _   | 0.25 | Vdc  |
| Input Voltage (off)<br>(V <sub>CE</sub> = 5.0 V, I <sub>C</sub> = 100 $\mu$ A)                             | V <sub>i(off)</sub>            | -   | 0.6 | -    | Vdc  |
| Input Voltage (on)<br>( $V_{CE}$ = 0.2 V, I <sub>C</sub> = 1.0 mA)   | V <sub>i(on)</sub>             | -   | 1.0 | -    | Vdc  |
| Output Voltage (on)<br>(V <sub>CC</sub> = 5.0 V, V <sub>B</sub> = 5.0 V, R <sub>L</sub> = 1.0 k $\Omega$ ) | V <sub>OL</sub>                | _   | _   | 0.2  | Vdc  |
| Output Voltage (off) (V <sub>CC</sub> = 5.0 V, V <sub>B</sub> = 0.25 V, R <sub>L</sub> = 1.0 k $\Omega$ )  | V <sub>OH</sub>                | 4.9 | _   | -    | Vdc  |
| Input Resistor   | R1                             | 70  | 100 | 130  | kΩ   |
| Resistor Ratio   | R <sub>1</sub> /R <sub>2</sub> | -   | -   | -    |      |

5. Pulsed Condition: Pulse Width = 300 msec, Duty Cycle  $\leq$  2%.



## **TYPICAL CHARACTERISTICS – NSBC115TF3**

I<sub>C</sub>, COLLECTOR CURRENT (mA) Figure 6. Input Voltage vs. Output Current

0.1 L 0

10

20

30


 $V_{O} = 0.2 V$ 

40

50

## **PACKAGE DIMENSIONS**

SC-59 CASE 318D-04 **ISSUE H** 




NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER.

|     | MILLIMETERS |      |      | MILLIMETERS INCHES |       |       |
|-----|-------------|------|------|--------------------|-------|-------|
| DIM | MIN         | NOM  | MAX  | MIN                | NOM   | MAX   |
| Α   | 1.00        | 1.15 | 1.30 | 0.039              | 0.045 | 0.051 |
| A1  | 0.01        | 0.06 | 0.10 | 0.001              | 0.002 | 0.004 |
| b   | 0.35        | 0.43 | 0.50 | 0.014              | 0.017 | 0.020 |
| с   | 0.09        | 0.14 | 0.18 | 0.003              | 0.005 | 0.007 |
| D   | 2.70        | 2.90 | 3.10 | 0.106              | 0.114 | 0.122 |
| E   | 1.30        | 1.50 | 1.70 | 0.051              | 0.059 | 0.067 |
| е   | 1.70        | 1.90 | 2.10 | 0.067              | 0.075 | 0.083 |
| L   | 0.20        | 0.40 | 0.60 | 0.008              | 0.016 | 0.024 |
| HE  | 2.50        | 2.80 | 3.00 | 0.099              | 0.110 | 0.118 |

STYLE 1: PIN 1. BASE 2. EMITTER 3. COLLECTOR


#### **SOLDERING FOOTPRINT\***




\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## PACKAGE DIMENSIONS

SOT-23 (TO-236) CASE 318-08 **ISSUE AP** 






- NOTES:
  DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: INCH.
  MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
  DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

|     | м    | ILLIMETE | RS   |       | INCHES |       |
|-----|------|----------|------|-------|--------|-------|
| DIM | MIN  | NOM      | MAX  | MIN   | NOM    | MAX   |
| Α   | 0.89 | 1.00     | 1.11 | 0.035 | 0.040  | 0.044 |
| A1  | 0.01 | 0.06     | 0.10 | 0.001 | 0.002  | 0.004 |
| b   | 0.37 | 0.44     | 0.50 | 0.015 | 0.018  | 0.020 |
| c   | 0.09 | 0.13     | 0.18 | 0.003 | 0.005  | 0.007 |
| D   | 2.80 | 2.90     | 3.04 | 0.110 | 0.114  | 0.120 |
| Е   | 1.20 | 1.30     | 1.40 | 0.047 | 0.051  | 0.055 |
| e   | 1.78 | 1.90     | 2.04 | 0.070 | 0.075  | 0.081 |
| Г   | 0.10 | 0.20     | 0.30 | 0.004 | 0.008  | 0.012 |
| L1  | 0.35 | 0.54     | 0.69 | 0.014 | 0.021  | 0.029 |
| ΗE  | 2.10 | 2.40     | 2.64 | 0.083 | 0.094  | 0.104 |
| θ   | 0°   |          | 10°  | 0°    |        | 10°   |


STYLE 6: PIN 1. BASE 2. EMITTER 3. COLLECTOR


#### SOLDERING FOOTPRINT




#### PACKAGE DIMENSIONS

SOT-1123 CASE 524AA ISSUE C










NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: MILLIMETERS.
  MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
- MINIMUM THICKNESS OF BASE MATERIAL. 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

|  | MILLIMETERS |           |  |  |
|--|-------------|-----------|--|--|
| DIM  | MIN         | MAX       |  |  |
| Α  | 0.34        | 0.40      |  |  |
| b  | 0.15        | 0.28      |  |  |
| b1   | 0.10        | 0.20      |  |  |
| С  | 0.07        | 0.17      |  |  |
| D  | 0.75        | 0.85      |  |  |
| Е  | 0.55        | 0.65      |  |  |
| е  | 0.35        | 0.40      |  |  |
| HE   | 0.95        | 1.05      |  |  |
| L  | 0.185       | 0.185 REF |  |  |
| L2   | 0.05        | 0.15      |  |  |
| L2 0.05 0.15<br>STYLE 1:<br>PIN 1. BASE<br>2 FMITTER |             |           |  |  |

2. EMITTER 3. COLLECTOR

SOLDERING FOOTPRINT\*



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and with a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and reasonable attorney fees arising out of, directly, or indirectly, any datim dation where the aspeciated with such unintended or unauthorized uselypet to such claim alleges that SCILLC regarding the design or manufacture of of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative